



AM1808 SOM-M1 Hardware Specification

Hardware Documentation

Logic PD // Products
Published: April 2010
Last revised: November 2017

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic PD, Inc. (collectively "Logic PD's Proprietary Information"). Logic PD's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic PD, Inc.

Logic PD, Inc. makes no representation or warranties of any nature or kind regarding Logic PD's Proprietary Information or any products offered by Logic PD, Inc. Logic PD's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic PD, Inc., if any, with respect to any products described in this document are set forth in such license or agreement. Logic PD, Inc. shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic PD, Inc. may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic PD's Proprietary Information and products described in this document (collectively "Logic PD's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic PD, Inc., this document and the information contained therein does not create any license to Logic PD's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2017, Logic PD, Inc. All Rights Reserved.

Revision History

| REV | EDITOR | REVISION DESCRIPTION | SCHEMATIC PN & REV | APPROVAL | DATE |
|-----|----------|--|--------------------------------|----------|----------|
| 1 | JCA | -Initial release | 1015138 Rev A 1015640 Rev A | NJK | 04/20/10 |
| 2 | JCA | -Added Appendix A and B containing mechanical drawings | 1015138 Rev A 1015640 Rev A | JCA | 09/23/10 |
| 3 | JCA | -Section 2.3.1: Added Industrial temperature range; Added Caution about system temperatures when enabling SATA; | 1015138 Rev A 1015640 Rev A | JCA | 11/05/10 |
| A | SMC, JCA | -Section 1.5: Updated link for Logic PD hardware design files; -Section 7.1: Updated J1.31 description since this signal is no longer connected to the PMIC; Updated J1.39, 54 descriptions to add resistor value; -Section 7.2: Updated J2.91, 97, & 99 descriptions to add resistor value; uP_EPWM0_TZ[0] is now connected to J2.99; -Section 7.3: Added resistor value to J3.54 description; uP_SPI1_SCSn0 is now connected to J3.36 | 1015115 Rev C 1015774 Rev B | JCA | 05/04/11 |
| B | SO | -Section 2.3.1: Added Table Note 1; -Table 3.2: Updated recommended power operating conditions for DC RTC backup battery voltage | 1015115 Rev C 1015774 Rev B | SO | 05/22/12 |
| C | SO | -Section 5.5.1.4: Added wording to indicate that VRTC_IN power rail must always be powered; -Appendix A: Updated mechanical drawing; -Appendix B: Updated hold-down clip drawing | 1015115 Rev C 1015774 Rev B | SO | 06/13/13 |
| D | SO | -Throughout: Updated template; updated links for new support site; -Added Section 2.3.1 pointing to Appendix A for SOM mechanical drawings; -Added Section 2.3.2 pointing to Appendix B for example retention methods; -Added Section 2.3.3 regarding pick and place recommendations | 1015115 Rev C 1015774 Rev B | RAH | 11/18/13 |
| E | JMC | -Section 4.2.2: Changed SPI Flash default memory size to 16 MB | 1028831 Rev A | BSB | 11/30/17 |

Please check the [Logic PD support site](http://support.logicpd.com/Home.aspx)¹ for the latest revision of this document, product change notifications, and additional documentation.

¹ <http://support.logicpd.com/Home.aspx>

Table of Contents

| | | |
|----------|---|-----------|
| 1 | Introduction | 1 |
| 1.1 | Product Overview..... | 1 |
| 1.2 | Abbreviations, Acronyms, & Definitions..... | 1 |
| 1.3 | Nomenclature..... | 2 |
| 1.4 | Scope of Document | 2 |
| 1.5 | Additional Documentation Resources | 2 |
| 2 | Functional Specification | 4 |
| 2.1 | AM1808 Processor Highlights..... | 4 |
| 2.2 | SOM Interface | 5 |
| 2.3 | Mechanical Specifications..... | 6 |
| 2.3.1 | AM1808 SOM-M1 Mechanical Drawings | 7 |
| 2.3.2 | Example AM1808 SOM-M1 Retention Methods..... | 7 |
| 2.3.3 | Pick and Place Recommendations | 7 |
| 2.4 | Temperature Specifications | 7 |
| 3 | Electrical Specification | 9 |
| 4 | Peripheral Specification..... | 11 |
| 4.1 | Clocks | 11 |
| 4.2 | Memory | 11 |
| 4.2.1 | Mobile DDR..... | 11 |
| 4.2.2 | SPI Flash..... | 12 |
| 4.3 | 10/100 Ethernet PHY | 12 |
| 4.4 | Display Interface | 12 |
| 4.5 | Serial Interfaces | 12 |
| 4.5.1 | UART0-2 | 12 |
| 4.5.2 | SPI0/1 | 13 |
| 4.5.3 | I2C0/1 | 13 |
| 4.5.4 | McBSP0/1..... | 13 |
| 4.5.5 | McASP0..... | 13 |
| 4.6 | USB Interface..... | 13 |
| 4.7 | ADC/Touch Interface | 14 |
| 4.8 | General Purpose I/O (GPIO) | 14 |
| 4.9 | Expansion/Feature Options | 14 |
| 5 | System Integration | 15 |
| 5.1 | Custom Configuration..... | 15 |
| 5.2 | Resets..... | 15 |
| 5.2.1 | Master Reset (MSTR_nRST)—Reset Input | 15 |
| 5.2.2 | SOM Reset (RESETOUTn)—Reset output..... | 15 |
| 5.3 | Interrupts | 16 |
| 5.4 | JTAG Debugger Interface | 16 |
| 5.5 | Power Management..... | 16 |
| 5.5.1 | System Power Supplies | 16 |
| 5.5.1.1 | 5V | 17 |
| 5.5.1.2 | USB0_VBUS | 17 |
| 5.5.1.3 | MAIN_BATT_IN..... | 17 |
| 5.5.1.4 | VRTC_IN..... | 17 |
| 5.5.2 | Dual Voltage I/O | 18 |
| 5.5.3 | System Power Management..... | 18 |
| 5.5.4 | Microprocessor..... | 18 |
| 5.6 | ESD Considerations | 18 |
| 6 | Memory & I/O Mapping | 19 |
| 7 | Pin Descriptions & Functions | 20 |
| 7.1 | J1 Connector 100-Pin Descriptions | 20 |
| 7.2 | J2 Connector 100-Pin Descriptions | 26 |
| 7.3 | J3 Connector 100-Pin Descriptions | 31 |
| | Appendix A: SOM-M1 Mechanical Drawing | 36 |
| | Appendix B: Example SOM-M1 Retention Methods | 38 |

Table of Figures

| | |
|--|---|
| Figure 2.1: AM1808 Processor Block Diagram | 5 |
| Figure 2.2: AM1808 SOM-M1 Block Diagram..... | 6 |

Table of Tables

| | |
|--|----|
| Table 2.1: Mechanical Characteristics of SOM | 6 |
| Table 2.2: Baseboard Mating Connectors | 7 |
| Table 2.3: Temperature Characteristics of SOM | 7 |
| Table 3.1: Absolute Maximum Ratings | 9 |
| Table 3.2: Recommended Power Operating Conditions..... | 9 |
| Table 4.1: Optional PLL0 Output | 11 |
| Table 6.1: Chip Select Signals | 19 |

1 Introduction

1.1 Product Overview

The AM1808 System on Module (SOM) is a compact, product-ready hardware and software solution that fast forwards embedded designs while reducing risk and controlling cost.

Based on Texas Instruments' AM1808 processor and designed in the SOM-M1 form factor, the AM1808 module offers essential features for handheld and embedded networking applications.

The AM1808 SOM-M1 brings the industry leading low power ARM926 core to a small, off-the-shelf solution. The standard SOM-M1 form factor allows developers to reuse existing baseboard designs when upgrading to new Sitara processors, which extends roadmap possibilities for their end-product.

Two Zoom™ Development Kit options allow developers to choose the platform best suited to their application needs. By starting with the corresponding Zoom Development Kit, engineers can write application software on the same hardware that will be used in their final product.

The compact size of the AM1808 SOM-M1 is ideal for medical patient monitoring wearables and other portable instrumentation applications; the built-in Serial ATA (SATA) controller provides fast access to large capacity storage devices. For medical, industrial, audio, and communication products, the AM1808 SOM-M1 allows for powerful versatility, long-life, and greener products.

1.2 Abbreviations, Acronyms, & Definitions

| | |
|-------|------------------------------------|
| ADC | Analog to Digital Converter |
| BOM | Bill of Materials |
| BSP | Board Support Package |
| BTB | Board-to-Board |
| DAC | Digital to Analog Converter |
| DMA | Direct Memory Access |
| EDMA | Enhanced Direct Memory Access |
| EMIFA | External Memory Interface |
| ESD | Electrostatic Discharge |
| FIFO | First In First Out |
| HPI | Host Port Interface |
| GPIO | General Purpose Input Output |
| GPMC | General Purpose Memory Controller |
| Hi-Z | High Impedance |
| I2C | Inter-Integrated Circuit |
| I2S | Inter-Integrated Circuit Sound |
| IC | Integrated Circuit |
| I/O | Input/Output |
| IRQ | Interrupt Request |
| LCD | Liquid Crystal Display |
| LDO | Low Dropout (Regulator) |
| McASP | Multi-channel Audio Serial Port |
| McBSP | Multi-channel Buffered Serial Port |
| mDDR | Mobile Double Data Rate (RAM) |

| | |
|--------|--|
| MDIO | Management Data Input/Output |
| MMU | Memory Management Unit |
| MPU | Memory Protection Unit (ARM processor core) |
| OTG | On-the-Go (USB) |
| PCB | Printed Circuit Board |
| PCMCIA | Personal Computer Memory Card International Association (PC Cards) |
| PHY | Physical Layer |
| PLL | Phase Lock Loop |
| PWM | Pulse Width Modulation |
| RTC | Real Time Clock |
| SATA | Serial ATA |
| SDRAM | Synchronous Dynamic Random Access Memory |
| SOM | System on Module |
| SOM-M1 | SOM form factor type used for the AM1808 modules |
| SPI | Standard Programming Interface |
| STN | Super-Twisted Nematic (LCD) |
| TFT | Thin Film Transistor (LCD) |
| TI | Texas Instruments |
| TSC | Touch Screen Controller |
| UART | Universal Asynchronous Receive Transmit |
| uPP | Universal Parallel Port |
| USB | Universal Serial Bus |
| VLIIW | Very Long Instruction Word |
| VPIF | Video Port Interface |

1.3 Nomenclature

The terms "SOM" and "SOM-M1" are used interchangeably throughout this document and can be assumed to mean the same thing within this text. The SOM-M1 is a specific form factor type of Logic PD's SOM.

1.4 Scope of Document

This hardware specification is unique to the design and use of the AM1808 SOM-M1 as designed by Logic PD and does not intend to include information outside of that scope. Detailed information about the Texas Instruments (TI) AM1808 processor or any other device component on the SOM can be found in their respective manuals and specification documents; please see Section 1.5 for additional resources.

1.5 Additional Documentation Resources

The following documents or documentation resources are referenced within this hardware specification.

- TI's [AM1808 ARM Microprocessor Datasheet](http://www.ti.com/product/am1808)²
- TI's [AM1808/AM1810 ARM Microprocessor Technical Reference Manual \(TRM\)](http://www.ti.com/product/am1808)²
- TI's [TPS65070 Datasheet](http://www.ti.com/product/tps65070)³

² <http://www.ti.com/product/am1808>

³ <http://www.ti.com/product/tps65070>

- [USB 2.0 Specification](#),⁴ available from USB.org
- [U-Boot documentation](#)⁵
- Logic PD AM1808 Hardware Design Files (BOM, Schematic, and Layout) for all boards included in the development kits, as well as all standard configurations SOMs. Sign into your account on [Logic PD's support site](#)⁶ to access the files for your specific development kit and SOM.

⁴ <http://www.usb.org/developers/docs/>

⁵ <http://www.denx.de/wiki/U-Boot/WebHome>

⁶ <http://support.logicpd.com/Home.aspx>

2 Functional Specification

2.1 AM1808 Processor Highlights

The AM1808 SOM-M1 uses TI's high-performance AM1808 microprocessor. This device contains an ARM926EJ-S MPU core and provides many integrated on-chip peripherals, including:

- ARM® ARM926EJ-S™ RISC core
- Integrated LCD Controller
 - Up to 1024 x 1024 x 16 bit color
- Three UARTs
- I2S codec interface
- Universal Serial Bus (USB)
 - One high-speed USB 2.0 On-the-Go (OTG) interface
 - One full-speed USB 1.1 host interface
- Serial ATA Controller
 - SATA I (1.5Gb/s) or SATA II (3Gb/s)
- Many general purpose I/O (GPIO) signals
- Programmable timers
- Real time clock (RTC)
- Low power modes

IMPORTANT NOTE: The AM1808 processor pin out is heavily multiplexed; using one peripheral may preclude the use of another. Users should carefully review the processor pinout, SOM pinout, and AM1808 multiplexing table. See TI's *AM1808 ARM Microprocessor Datasheet* for additional information.

IMPORTANT NOTE: Please visit TI's [AM1808 product page](http://www.ti.com/product/am1808)⁷ for errata on the AM1808.

⁷ <http://www.ti.com/product/am1808>




Figure 2.1: AM1808 Processor Block Diagram

NOTE: The block diagram pictured above comes from TI's *AM1808 ARM Microprocessor Datasheet*.

2.2 SOM Interface

Logic PD's common SOM interface allows for easy migration to new processors and technology. Logic PD is constantly researching and developing new technologies to improve performance, lower cost, and increase feature capabilities. By using the common SOM footprint, it is possible to take advantage of Logic PD's work without having to re-spin the old design in certain cases, dependent upon peripheral usage.

In fact, encapsulating a significant amount of your design onto the SOM reduces any long-term risk of obsolescence. If a component on the SOM design becomes obsolete, Logic PD will simply design for an alternative part that is transparent to your product. Furthermore, Logic PD tests all SOMs prior to delivery, decreasing time-to-market and ensuring a simpler and less costly manufacturing process. [Contact Logic PD](http://support.logicpd.com/TechnicalSupport/AskAQuestion.aspx)⁸ for more information.

⁸ <http://support.logicpd.com/TechnicalSupport/AskAQuestion.aspx>




Figure 2.2: AM1808 SOM-M1 Block Diagram

2.3 Mechanical Specifications

Table 2.1: Mechanical Characteristics of SOM

| Parameter | Min | Typical | Max | Unit | Notes |
|-----------------------------|-----|---------------|-----|--------|-------|
| Dimensions | — | 30 x 40 x 4.1 | — | mm | 1 |
| Weight | — | 7 | — | Grams | 2 |
| Connector Insertion/Removal | — | 30 | — | Cycles | — |

TABLE NOTES:

1. The AM1808 SOM-M1 in the Zoom AM1808 EVM Development Kit includes power measurement circuitry along one edge of the SOM. This additional circuitry increases the PCB size to 33.7 x 40 x 4.1 mm. All other AM1808 SOM-M1 modules, including those available in production volumes, are the typical size listed above.
2. May vary depending on SOM configuration.

The AM1808 SOM-M1 connects to a PCB baseboard through three, 100-pin board-to-board (BTB) socket connectors.

Table 2.2: Baseboard Mating Connectors

| Ref Designator | Manufacturer | SOM Connector P/N | Mating Connector P/N |
|----------------|--------------|----------------------|----------------------|
| J1, J2, J3 | Hirose | DF40C-100DP-0.4V(51) | DF40C-100DS-0.4V(51) |

2.3.1 AM1808 SOM-M1 Mechanical Drawings

Please see Appendix A for mechanical drawings of the AM1808 SOM-M1 and recommended baseboard footprint layout.

2.3.2 Example AM1808 SOM-M1 Retention Methods

Please see Appendix B for mechanical drawings demonstrating three possible retention methods for the AM1808 SOM-M1. These drawings are only meant to serve as possible solutions and should not be considered final designs for retention.

2.3.3 Pick and Place Recommendations

The connectors for the AM1808 SOM-M1 can be difficult for standard pick and place machines. Logic PD has the following recommendations for ensuring straight connectors during assembly:

- Modify the size of the pick and place nozzle. The correct size for the DS connector is .99 mm.
- Place the nozzle during pick on the indentation in the connector made for the nozzle.
- Slow the horizontal velocity when moving and the rotation speed when making turns. Excessive speeds can cause the connector to slip on the nozzle, placing the connector out of alignment.

2.4 Temperature Specifications

Table 2.3: Temperature Characteristics of SOM

| Parameter | Min | Typical | Max | Unit | Notes |
|----------------------------------|-----|---------|-----|------|-------|
| Commercial Operating Temperature | 0 | 25 | 70 | °C | — |
| Industrial Operating Temperature | -40 | 25 | 85 | °C | 1 |
| Storage Temperature | -40 | 25 | 85 | °C | — |

TABLE NOTES:

1. Junction temperature of the AM1808 processor must stay below 90°C to obtain 100,000 power-on hours. Consult the *AM1808 ARM Microprocessor Datasheet* for more information regarding the recommended operating conditions.

CAUTION: Systems using the SATA interface on the AM1808 SOM-M1 may require additional heat dissipation techniques in order to comply with the high end of the system temperature limitation. It is the responsibility of the engineer to ensure the AM1808 SOM-M1 maintains a safe operating temperature within the system.

3 Electrical Specification

Table 3.1: Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|-------------------------------|--------------|------------|------|
| DC 5 V Supply Voltage | 5V | 0.0 to 7.0 | V |
| DC Main Battery Input Voltage | MAIN_BATT_IN | 0.0 to 7.0 | V |
| RTC Backup Battery Voltage | BACKUP_BATT | 0.0 to 7.0 | V |

NOTE: These stress ratings are only for transient conditions. Operation at, or beyond, absolute maximum rating conditions may affect reliability and cause permanent damage to the SOM and its components.

Table 3.2: Recommended Power Operating Conditions

| Parameter | Min | Typical | Max | Unit | Notes |
|-------------------------------|------------------|---------|------------------|------|-------|
| DC Main Battery Input Voltage | 3.3 | 3.6 | 4.2 | V | 4 |
| DC 5V Voltage | 3.6 | 5.0 | 5.8 | V | 3 |
| DC 5V Active Current | — | 250 | — | mA | 5 |
| DC 5V Active Current, no SATA | — | 151 | — | mA | 6 |
| DC RTC Backup Battery Voltage | 2.7 | — | 5.5 | V | |
| Input Signal High Voltage | 0.65*VREF (1.8V) | — | VREF | V | 2 |
| | 2 (3.3V) | | | | |
| Input Signal Low Voltage | GND | — | 0.35*VREF (1.8V) | V | 2 |
| | | | 0.8 (3.3V) | | |
| Output Signal High Voltage | 2.40 (3.3V) | — | VREF | V | 2 |
| | VREF-0.45 (1.8V) | | | | |
| Output Signal Low Voltage | GND | — | 0.40 (3.3V) | V | 2 |
| | | | 0.45 (1.8V) | | |

TABLE NOTES:

- General note: CPU power rails are sequenced on the module.
- VREF represents the peripheral I/O supply reference for the specific CPU voltage rail. For $V_{I/OH}$ and $V_{I/OL}$, different values are provided for $VREF = 1.8V$ and $3.3V$.
- Please see Section 5.5.1.1 for detailed information about 5V usage on the AM1808 SOM-M1.
- Please see Section 5.5.1.3 for detailed information about MAIN_BATT_IN usage on the AM1808 SOM-M1.
- Measurement was taken with a system consisting of SOM and baseboard. The SOM was running the standard U-Boot software image, version 2009.11. This power measurement represents current consumption on the SOM only (baseboard and UI board were excluded).

6. Same setup as Note 5 with the exception that the SATA clock generator was disabled by populating R146.

4 Peripheral Specification

4.1 Clocks

The AM1808 SOM-M1 contains two crystals. One crystal is used to generate clocks for the processor core(s) and peripherals. The second crystal is dedicated to the RTC module.

The AM1808 processor includes on-chip Phase Locked Loops (PLLs) and signal dividers which generate all core/peripheral clocks from a single external 24.000 MHz crystal. The maximum core processor operating frequency is 450 MHz. Optionally, on-chip module PLL0 provides an output:

Table 4.1: Optional PLL0 Output

| SOM Pin# | SOM Net Name | AM1808 Processor Pin |
|----------|--------------|----------------------------|
| J3.18 | uP_OBCLK | CLKOUT/ UHPI_HDS2/ GP6[14] |

IMPORTANT NOTE: Please see TI's *AM1808 ARM Microprocessor Datasheet* and user guides for additional information about processor clocking.

The AM1808 processor also contains an on-chip real time clock (RTC) module that is driven by an external 32.768 kHz crystal. The highly configurable RTC module provides a time reference to applications running on the AM1808. The SOM contains a dedicated power input pin (J2.64, "VRTC_IN") and low dropout (LDO) that supplies the processor's dedicated RTC power rail (RTC_CVDD).

IMPORTANT NOTE: For more information on RTC power, see Section 5.5.1.4. For more information about software configuration of the RTC, see TI's *AM1808 ARM Microprocessor Datasheet* and *AM1808/AM1810 ARM Microprocessor TRM*.

4.2 Memory

4.2.1 Mobile DDR

The AM1808 SOM-M1 provides volatile memory via a single mDDR chip. Please refer to the *AM1808 SOM-M1 Bill of Materials (BOM)* for the memory density of your specific SOM.

Other memory densities may be available for SOMs in production volumes. Please [contact Logic PD](#) about custom configurations if your design requires different memory densities from Logic PD's standard SOM configurations.

4.2.2 SPI Flash

The AM1808 SOM-M1 provides non-volatile memory via a 16 MB SPI flash chip. This is also the default boot device.

Other memory densities may be available for SOMs in production volumes. Please [contact Logic PD](#) about custom configurations if your design requires different memory densities from Logic PD's standard SOM configurations.

4.3 10/100 Ethernet PHY

The AM1808 SOM-M1 uses an SMSC LAN8710 Ethernet PHY to provide an easy-to-use networking interface. The four analog PHY interface signals (transmit/receive) each require an external impedance matching circuit to operate properly. Logic PD provides an example circuit schematic in the *AM1808 Baseboard Schematics*. Please note the TX+/- and RX+/- pairs must be routed as differential pairs on the baseboard PCB.

4.4 Display Interface

The AM1808 has a built-in LCD controller supporting both synchronous (raster-type) and asynchronous (memory-mapped) panels.

The synchronous (raster) module supports STN, color STN, and TFT panels at a resolution of up to 1024 x 1024 x 16-bit color.

The asynchronous (memory-mapped) module supports a broad range of displays from monochrome character displays to TFT smart LCD panels. Displays driven by this module must contain their own memory and timing circuitry.

The signals from the AM1808 LCD controller can be interfaced through the expansion connectors. See TI's *AM1808 ARM Microprocessor Datasheet* for further information on the integrated LCD controller.

IMPORTANT NOTE: Using the internal graphics controller will affect processor performance. Selecting display resolutions and color bits per pixel will vary processor busload.

4.5 Serial Interfaces

The AM1808 SOM-M1 comes with the following serial channels: UART0-2, SPI0/1, I2C0/1, McBSP0/1, and McASP. If additional serial channels are required, please [contact Logic PD](#) for reference designs. Please see TI's *AM1808/AM1810 ARM Microprocessor TRM* for further information regarding serial communications.

4.5.1 UART0-2

The AM1808 SOM-M1 provides three UART ports. UART0, UART1, and UART2 are asynchronous 16C550-compatible UARTs. These UARTs are high-speed serial interfaces that use 16-byte TX and RX FIFO registers; they are capable of sending and receiving serial data

simultaneously. The signals from the SOM are not RS232 level signals. The end-product design must provide an external transceiver for RS232 applications. Logic PD has provided an example reference design with the Zoom AM1808 Development Kits. When choosing an RS232 transceiver, the designer should keep in mind cost, availability, ESD protection, and data rates.

UART2 has been configured as the main SOM serial port. The UART2 baud rate is set to a default 115.2 Kbits/sec, though it supports most common serial baud rates.

4.5.2 SPI0/1

The AM1808 SOM-M1 provides two SPI ports with multiple chip selects.

SPI1 is the default boot source for the AM1808 SOM-M1. A serial flash chip is attached to SPI1 CS0.

4.5.3 I2C0/1

The AM1808 SOM-M1 provides two I2C ports. The clock and data signals for both ports have 4.7K pull-up resistors to their respective power rails on the SOM. Please see TI's *AM1808/AM1810 ARM Microprocessor TRM* for further information.

I2C0 has been configured as the main SOM I2C port. I2C0 is used to control/configure many ICs on the SOM as well as the Zoom AM1808 Development Kits.

4.5.4 McBSP0/1

The AM1808 SOM-M1 supports two Multi-channel Buffered Serial Port (McBSP) interfaces. These interfaces are primarily designed to support AC97 and IIS modes, but they can also be configured for other serial formats. However, the McBSPs are not intended to be used as high-speed interfaces.

4.5.5 McASP0

The AM1808 SOM-M1 supports one Multi-channel Audio Serial Port (McASP). The McASP interface supports TDM streams, I2S protocols, and DIT.

Logic PD has provided an example reference design with the Zoom AM1808 Development Kits; this reference design interfaces the AM1808 McASP to a TLV320AIC3106 audio codec.

4.6 USB Interface

The AM1808 SOM-M1 supports one USB 1.1 full-speed host port and one USB 2.0 OTG port, which can function as a host or device/client. The USB 2.0 port can operate at up to 480 Mbit/sec, and the USB 1.1 port can operate at up to 12 Mbit/sec. Both the USB 1.1 and USB 2.0 controllers are internal to the AM1808 processor. For more information on using both the USB host and OTG interfaces, please see TI's *AM1808/AM1810 ARM Microprocessor TRM*.

IMPORTANT NOTE: In order to correctly implement USB on the SOM, additional impedance matching circuitry may be required on the USBx_D+ and USBx_D- signals before they can be used. USB 2.0 requirements specify the signals must be routed as differential pairs with a 90 ohm differential impedance. Refer to the *USB 2.0 Specification* for detailed information.

4.7 ADC/Touch Interface

The touch screen controller (TSC) on the AM1808 SOM-M1 is an integrated feature of the TPS65070 PMIC. This TSC is used to support standard 4-wire resistive touch panels. The TPS65070 is connected to the AM1808 by the I2C0 interface. Please see TI's *TPS65070 Datasheet* for more information.

4.8 General Purpose I/O (GPIO)

Logic PD designed the AM1808 SOM-M1 to be flexible and provide multiple options for analog and digital general purpose input/output (GPIO). There are numerous digital GPIO pins on the SOM that interface to the AM1808. See Section 7 of this document for more information. If certain peripherals are not desired, such as the LCD controller, chip selects, IRQs, or UARTs, then more GPIO pins become available.

4.9 Expansion/Feature Options

The AM1808 SOM-M1 was designed for expansion and a variable feature set, providing all the necessary control signals and bus signals to expand the user's design. Some of these signals are buffered before reaching the expansion connectors. See TI's *AM1808 ARM Microprocessor Datasheet*, TI's *AM1808/AM1810 ARM Microprocessor TRM*, and Logic PD's *AM1808 SOM-M1 Schematics* for more details. Logic PD has experience implementing additional options, including: audio codecs, Ethernet ICs, co-processors, and components on SOMs. Please [contact Logic PD](#) for potential reference designs before selecting your peripherals.

5 System Integration

5.1 Custom Configuration

The AM1808 SOM-M1 was designed to meet multiple applications for users with specific design and budget requirements. As a result, this SOM supports a variety of embedded operating systems, flexible mDDR and SPI flash memory footprints, and other hardware configurations. If your application needs require unique hardware or software configurations, please [contact Logic PD](#) about custom SOMs available in production volumes.

5.2 Resets

The AM1808 SOM-M1 has a reset input (MSTR_nRST) and a reset output (RESETOUTn). External devices use MSTR_nRST to assert reset to the product. The AM1808 SOM-M1 uses RESETOUTn to indicate to other devices that the SOM is in reset.

5.2.1 Master Reset (MSTR_nRST)—Reset Input

Logic PD suggests that custom designs implementing the AM1808 SOM-M1 use the MSTR_nRST signal as the “pin-hole” reset used in commercial embedded systems. The MSTR_nRST triggers a power-on-reset event to the AM1808 processor and resets the entire CPU.

IMPORTANT NOTE: Any custom reset circuit design should guard the assertion of the reset lines during a low power state so as to prevent power-up in a low or bad power condition. (Powering up in a low or bad power condition will cause data corruption and, possibly, temporary system lockup). See Section 5.5 of this document for further details. A low pulse on the MSTR_nRST signal will cause a system-wide reset.

Low Pulse on MSTR_nRST Signal:

A low pulse on the MSTR_nRST signal, asserted by an external source (for example, the reset button on the custom design application) will bring MSTR_nRST low until the assertion source is de-asserted. There is no delay beyond the de-assertion of the external MSTR_nRST signal source, so the custom design must ensure that the assertion time is sufficient for all related peripherals.

Logic PD suggests that de-bouncing be used to generate a clean, one-shot reset signal for any external assertion source that triggers the MSTR_nRST signal, analog or digital.

5.2.2 SOM Reset (RESETOUTn)—Reset output

All hardware peripherals should connect their hardware-reset pin to the RESETOUTn signal on the expansion connector. Internally, all AM1808 SOM-M1 peripheral hardware reset pins are connected to the RESET_nOUT net.

If the output of the onboard voltage-monitoring circuit is asserted (active low), the user can expect to lose information stored in RAM. The data loss occurs because the CPU is reset to its reset defaults.

5.3 Interrupts

The AM1808 interrupt controller allows the ARM core to enable, disable, trigger, or service all interrupts. Most external GPIO signals can also be configured as interrupt inputs by configuring their pin control registers. Logic PD BSPs set up and process all onboard system and external SOM interrupt sources. Refer to TI's *AM1808 ARM Microprocessor Datasheet* and *AM1808/AM1810 ARM Microprocessor TRM* for further information on using interrupts.

5.4 JTAG Debugger Interface

The JTAG connection on the AM1808 allows recovery of corrupted flash memory, real-time application debug, and ARM core development. There are several third-party JTAG debuggers available for TI microprocessors. The following signals make up the JTAG interface to the AM1808 processor: TDI, TMS, TCK, TDO, nTRST, RTCK, EMU0, EMU1, and MSTR_nRST (MSTR_nRST is only required for some JTAG tools; see the JTAG tool documentation for exact pinout). These signals should interface directly to a 14 or 20-pin 0.1" through-hole connector, as shown on Logic PD's *AM1808 Baseboard Schematic*.

IMPORTANT NOTE: When laying out the JTAG connector, realize that it may not be numbered as a standard 14 or 20-pin 0.1" insulation displacement connector (IDC) through-hole connector. See the *AM1808 Baseboard Schematic* for further details. Each JTAG tool vendor may define the IDC connector pin-out differently.

5.5 Power Management

5.5.1 System Power Supplies

In order to ensure a flexible design, the AM1808 SOM-M1 has the following power areas: MAIN_BATT_IN, 5V, RTC_BATT. All power areas are inputs to the SOM. The module also provides output reference voltage 3.3V_or_1.8V. 3.3V_or_1.8V is an output from the SOM, and should only be used as a reference voltage input to level shifting devices on baseboard designs.

IMPORTANT NOTE: If USB0_VBUS is powered externally it will power the SOM, even if MAIN_BATT_IN and 5V are disconnected. Additionally, USB0_VBUS can charge MAIN_BATT_IN. Please refer to TI's *TPS65070 Datasheet* for more information.

5.5.1.1 5V

The 5V input is the main source of power for the AM1808 SOM-M1. If power is present at the 5V input, the TPS65070 PMIC will preferentially select this power source over all other sources. If appropriate voltage is applied to the 5V input, the TPS65070 PMIC and AM1808 processor will immediately start up and run. 5V input is capable of charging MAIN_BATT_IN.

- For startup, acceptable 5V input range is: $3.6V < 5V \text{ input} < 5.8V$
- At runtime, 5V range is: $UVLO < 5V \text{ input} < 5.8V$
- $UVLO = \text{UnderVoltage LockOut}$
- $UVLO = 3.0V \text{ (default)}, 2.8V < UVLO < 3.25V \text{ (programmable)}$

5.5.1.2 USB0_VBUS

USB0_VBUS is an optional power source for the AM1808 SOM-M1. If power is present at the USB0_VBUS input, the TPS65070 PMIC will preferentially select this source over MAIN_BATT_IN. If appropriate voltage is applied to the USB0_VBUS input, the TPS65070 PMIC and AM1808 processor will immediately start up and run. The USB0_VBUS input is capable of charging MAIN_BATT_IN.

5.5.1.3 MAIN_BATT_IN

The MAIN_BATT_IN input is designed to be connected to a typical single lithium-ion battery. The TPS65070 PMIC will only power the SOM from MAIN_BATT_IN if power is not present at 5V or USB0_VBUS inputs. If appropriate voltage is applied to the MAIN_BATT_IN input, the TPS65070 PMIC and AM1808 processor will NOT immediately start up and run; a momentary low signal is also required on the PMIC_PB_IN pin. The TPS65070 PMIC is capable of charging MAIN_BATT_IN from either the 5V input or the USB0_VBUS input.

- For startup, MAIN_BATT_IN range is: $3.6V < \text{MAIN_BATT_IN} < 4.2V$
- At runtime, MAIN_BATT_IN range is: $UVLO < \text{MAIN_BATT_IN} < 4.2V$
- $UVLO = \text{UnderVoltage LockOut}$
- $UVLO = 3.0V \text{ (default)}, 2.8V < UVLO < 3.25V \text{ (programmable)}$

IMPORTANT NOTE: Though UVLO may be set as low as 2.8V, not all AM1808 SOM-M1 circuits are capable of 2.8V operation. The SOM contains an internal 3.3V power rail, and devices connected to this rail may have dropout voltages much greater than UVLO. See Table 3.2 for the recommended range of input voltages.

IMPORTANT NOTE: Before designing a system which powers the AM1808 SOM-M1 from MAIN_BATT_IN, the user should first review the *TPS65070 Datasheet*, *AM1808 SOM-M1 Schematic*, and *AM1808 Baseboard Schematic*.

5.5.1.4 VRTC_IN

The VRTC_IN power rail is used to power the onboard RTC module. This rail must always be powered, even if no RTC is required. A lithium-ion coin cell typically supplies power to this rail.

5.5.2 Dual Voltage I/O

The AM1808 processor and AM1808 SOM-M1 uniquely support dual-voltage I/O. The user may select an operating voltage of either 1.8V or 3.3V through "IO_VOLTAGE_SEL" J1.37. For 3.3V operation, J1.37 should be left unconnected. For 1.8V operation, J1.37 should be tied directly to GND.

5.5.3 System Power Management

Good power management design is important in any system development and embedded system design is no exception. In embedded system design, power management is typically one of the most complicated areas due to the dramatic effect it has on product cost, performance, usability, and overall customer satisfaction. Many factors affect a power-efficient hardware design: power supply selection (efficiency), clocking design, IC and component selection, etc. The AM1808 SOM-M1 was designed with these aspects in mind while also providing maximum flexibility in software and system integration.

On the AM1808, there are many different software configurations that drastically affect power consumption: microprocessor core clock frequency, bus clock frequency, peripheral clocks, bus modes, power management states; peripheral power states and modes; product user scenarios; interrupt handling; and display settings (resolution, backlight, refresh, bits per pixel, etc). These settings are typically initialized in the startup software routines and may be modified later in the operating system and application software. Information on these items can be found in the appropriate documents such as the *U-Boot User Guide*; TI's *AM1808 ARM Microprocessor Datasheet*, *AM1808/AM1810 ARM Microprocessor TRM*, and *TPS65070 Datasheet*; and Logic PD's *AM1808 SOM-M1 Schematic*.

5.5.4 Microprocessor

The AM1808 processor's power management scheme was designed for ultra-low power, so naturally the static and dynamic power consumption has very flexible controls allowing designers to configure the processor to minimize end-product power consumption. Most peripheral modules can be powered on/off individually, and the core(s) can enter various levels of standby/sleep. To implement a low-power system, users should review TI's *AM1808 ARM Microprocessor Datasheet*, *AM1808/AM1810 ARM Microprocessor TRM*, and *TPS65070 Datasheet*, as well as Logic PD's *AM1808 SOM-M1 Schematic*.

5.6 ESD Considerations

The AM1808 SOM-M1 was designed to interface to a customer's peripheral board, while remaining low cost and adaptable to many different applications. The SOM does not provide any onboard ESD protection circuitry—this must be provided by the product it is used in. Logic PD has extensive experience in designing products with ESD requirements. Please [contact Logic PD](#) if you need any assistance in ESD design considerations.

6 Memory & I/O Mapping

AM1808 chip select signals are described in Table 6.1 below.

Table 6.1: Chip Select Signals

| Chip Select | Device/Feature | Notes |
|---------------|------------------|--|
| SPI0_SCS[0:5] | Not Available | MDIO/MII comm. interfaces on SOM |
| SPI1_SCS[0] | SPI Flash (boot) | LCD Backlight PWM on development kit |
| SPI1_SCS[1] | | LCD Backlight Power on development kit |
| SPI1_SCS[2:3] | | Available for use by an off-board external device |
| SPI1_SCS[4] | | UART TXD on development kit |
| SPI1_SCS[5] | | UART RXD on development kit |
| SPI1_SCS[6] | Not Available | I2C0 is used extensively for configuration/control on both the SOM and development kit |
| SPI1_SCS[7] | Not Available | I2C0 is used extensively for configuration/control on both the SOM and development kit |
| EMA_CS[0] | | Available for use by an off-board external device |
| EMA_CS[2:5] | | Available for use by an off-board external device |
| UHPI_HCS | | Available for use by an off-board external device |

7 Pin Descriptions & Functions

- **SOM Net Name:** This is the name used in Logic PD's *AM1808 SOM-M1 Schematics*.
- **Processor Name:** This is the name used TI's *AM1808 ARM Microprocessor Datasheet*.
- **I/O:** This indicates the default pin configuration after booting U-Boot. Most pins can be reconfigured as either input or output. Consult Logic PD's *AM1808 SOM-M1 Schematics* and TI's *AM1808 ARM Microprocessor Datasheet* for more information.
- **Description:** If a pull-up or pull-down resistor is present on the AM1808 SOM-M1, it will be noted here. Special usage tips and cautions will be noted here. See Logic PD's *AM1808 SOM-M1 Schematics* and TI's *AM1808 ARM Microprocessor Datasheet* for more information.

7.1 J1 Connector 100-Pin Descriptions

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|---|------|------------------------------|---|
| J1.1 | uP_VPIF_DOUT8 | VP_DOUT[8]/ LCD_D[8]/ UPP_XD[0]/ GP7[0]/ BOOT[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G3 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.2 | uP_VPIF_DOUT0 | VP_DOUT[0]/ LCD_D[0]/ UPP_XD[8]/ GP7[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_B1 data bit when outputting RGB565 data to an RGB666 display. |
| J1.3 | uP_VPIF_DOUT9 | VP_DOUT[9]/ LCD_D[9]/ UPP_XD[1]/ GP7[1]/ BOOT[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G4 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.4 | uP_VPIF_DOUT1 | VP_DOUT[1]/ LCD_D[1]/ UPP_XD[9]/ GP7[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_B2 data bit when outputting RGB565 data to an RGB666 display. |
| J1.5 | uP_VPIF_DOUT10 | VP_DOUT[10]/ LCD_D[10]/ UPP_XD[2]/ GP7[2]/ BOOT[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G5 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-up on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.6 | uP_VPIF_DOUT2 | VP_DOUT[2]/ LCD_D[2]/ UPP_XD[10]/ GP7[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_B3 data bit when outputting RGB565 data to an RGB666 display. |
| J1.7 | uP_VPIF_DOUT11 | VP_DOUT[11]/ LCD_D[11]/ UPP_XD[3]/ GP7[3]/ BOOT[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_R1 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-up on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.8 | uP_VPIF_DOUT3 | VP_DOUT[3]/ LCD_D[3]/ UPP_XD[11]/ GP7[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_B4 data bit when outputting RGB565 data to an RGB666 display. |

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|---|------|------------------------------|--|
| J1.9 | uP_VPIF_DOUT12 | VP_DOUT[12]/ LCD_D[12]/ UPP_XD[4]/ GP7[4]/ BOOT[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_R2 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.10 | uP_VPIF_DOUT4 | VP_DOUT[4]/ LCD_D[4]/ UPP_XD[12]/ GP7[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_B5 data bit when outputting RGB565 data to an RGB666 display. Notice that LCD_B0 is omitted; LCD_B5 (Blue MSB) is also connected to LCD_B0 (Blue LSB) when driving an 18 bit display with 16 bits. |
| J1.11 | uP_VPIF_DOUT13 | VP_DOUT[13]/ LCD_D[13]/ UPP_XD[5]/ GP7[5]/ BOOT[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_R3 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.12 | uP_VPIF_DOUT5 | VP_DOUT[5]/ LCD_D[5]/ UPP_XD[13]/ GP7[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G0 data bit when outputting RGB565 data to an RGB666 display. |
| J1.13 | uP_VPIF_DOUT14 | VP_DOUT[14]/ LCD_D[14]/ UPP_XD[6]/ GP7[6]/ BOOT[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_R4 data bit when outputting RGB565 data to an RGB666 display. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.14 | uP_VPIF_DOUT6 | VP_DOUT[6]/ LCD_D[6]/ UPP_XD[14]/ GP7[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G1 data bit when outputting RGB565 data to an RGB666 display. |
| J1.15 | uP_VPIF_DOUT15 | VP_DOUT[15]/ LCD_D[15]/ UPP_XD[7]/ GP7[7]/ BOOT[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_R5 data bit when outputting RGB565 data to an RGB666 display. Notice that LCD_R0 is omitted; LCD_R5 (Red MSB) is also connected to LCD_R0 (Red LSB) when driving an 18 bit display with 16 bits. 4.7k pull-down on SOM. Used to latch boot mode at startup (see Note 2). |
| J1.16 | uP_VPIF_DOUT7 | VP_DOUT[7]/ LCD_D[7]/ UPP_XD[15]/ GP7[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | LCD_G2 data bit when outputting RGB565 data to an RGB666 display. |
| J1.17 | uP_LCD_HSYNC | MMCS1_DAT[5]/ LCD_HSYNC/ GP8[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.18 | uP_LCD_PCLK | MMCS1_DAT[7]/ LCD_PCLK/ GP8[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J1.19 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.20 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.21 | uP_LCD_VSYNC | MMCS1_DAT[4]/ LCD_VSYNC/ GP8[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|-------------------------------|--|------|------------------------------|--|
| J1.22 | uP_LCD_MCLK | MMCSD1_DAT[6]/ LCD_MCLK/ GP8[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J1.23 | uP_LCD_AC_ENB_CS _n | LCD_AC_ENB_CS/ GP6[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.24 | uP_VPIF_CLKIN0 | VP_CLKIN0/ UHPI_HCS/ GP6[7]/ UPP_2xTXCLK | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.25 | uP_USB0_DRVVBUS | USB0_DRVVBUS | O | — | — |
| J1.26 | uP_VPIF_DIN14 | VP_DIN[14]_ HSYNC/ UHPI_HD[6]/ UPP_CHA_D[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.27 | uP_VPIF_CLKO3 | VP_CLKOUT3/ GP6[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J1.28 | uP_VPIF_DIN15 | VP_DIN[15]_ VSYNC/ UHPI_HD[7]/ UPP_CHA_D[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.29 | uP_RESET _n | RESET | I | 3.3V or 1.8V (see Note 4) | 4.7k pull-up on SOM. Also connected to PGOOD on TPS65070 PMIC. PGOOD is an open drain output. |
| J1.30 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J1.31 | uP_NMI _n | RSVDN | I | 3.3V or 1.8V (see Note 1) | Reserved. 4.7k pull-up on SOM. |
| J1.32 | uP_VPIF_DIN13 | VP_DIN[13]_ FIELD/ UHPI_HD[5]/ UPP_CHA_D[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.33 | PMIC_PB_IN | — | I/O | — | Input to TPS65070 PMIC, not AM1808. See Section 5.5.1.3. Buffered version of this input can be read on AM1808 pin EMA_RAS / GPIO2[5] |
| J1.34 | uP_VPIF_DIN12 | VP_DIN[12]/ UHPI_HD[4]/ UPP_CHA_D[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.35 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J1.36 | uP_VPIF_DIN11 | VP_DIN[11]/ UHPI_HD[3]/ UPP_CHA_D[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.37 | IO_VOLTAGE_SEL | — | I/O | — | Input to TPS65070 PMIC, not AM1808. See Section 5.5.2 |
| J1.38 | uP_VPIF_DIN10 | VP_DIN[10]/ UHPI_HD[2]/ UPP_CHA_D[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.39 | uP_EPWM0_TZ[0] | AXR15/ EPWM0TZ[0]/ ECAP2_APWM2/ GP0[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. Note: This signal is also connected to J2.99. |

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|--|------|---------------------------|---|
| J1.40 | uP_VPIF_DIN9 | VP_DIN[9]/UHPI_H D[1]/UPP_CHA_D[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.41 | uP_EPWM1_TZ[0] | AXR7/ EPWM1TZ[0]/ GP1[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | Note: This signal is also connected to J3.6 |
| J1.42 | uP_VPIF_DIN8 | VP_DIN[8]/UHPI_H D[0]/UPP_CHA_D[0]/GP6[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.43 | SATA_RXP | SATA_RXP | I | — | — |
| J1.44 | uP_SPI0_SCSn4 | SPI0_SCS[4]/ UART0_TXD/ GP8[3]/ MII_RXD[2] | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-down on SOM. |
| J1.45 | SATA_RXN | SATA_RXN | I | — | — |
| J1.46 | uP_SPI0_SCSn3 | SPI0_SCS[3] UART0_CTS / / GP8[2]/ MII_RXD[1]/ SATA_MP_SWITCH | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-up on SOM. |
| J1.47 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.48 | uP_SPI0_SCSn2 | SPI0_SCS[2]/ UART0_RTS/ GP8[1]/ MII_RXD[0]/ SATA_CP_DET | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-up on SOM. |
| J1.49 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J1.50 | uP_SPI0_SCSn5 | SPI0_SCS[5]/ UART0_RXD/ GP8[4]/ MII_RXD[3] | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-down on SOM. |
| J1.51 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J1.52 | uP_UART2_RTSn | AMUTE/ UART2_RTS/ GP0[9] | O | 3.3V or 1.8V (see Note 1) | — |
| J1.53 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.54 | uP_UART2_CTSn | RSVD/ RTC_ALARM/ UART2_CTS/ GP0[8]/ DEEPSLEEP | I | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J1.55 | SATA_TXN | SATA_TXN | O | — | — |
| J1.56 | uP_EMIFA_A15 | EMA_A[15]/ MMCSD0_DAT[6]/ GP5[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.57 | SATA_TXP | SATA_TXP | O | — | — |
| J1.58 | uP_EMIFA_A14 | EMA_A[14]/ MMCSD0_DAT[7]/ GP5[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.59 | uP_EMIFA_A21 | EMA_A[21]/ MMCSD0_DAT[0]/ GP4[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|--------------------|---|------|------------------------------|---|
| J1.60 | uP_UPP_CH0_CLK | MMCSD1_DAT[0]/ UPP_CHB_CLK/ GP8[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J1.61 | uP_EMIFA_A20 | EMA_A[20]/ MMCSD0_DAT[1]/ GP4[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.62 | uP_VPIF_CLKIN3 | VP_CLKIN3/ MMCSD1_DAT[1]/ GP6[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.63 | uP_EMIFA_A19 | EMA_A[19]/ MMCSD0_DAT[2]/ GP4[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.64 | uP_VPIF_CLKO2 | VP_CLKOUT2/ MMCSD1_DAT2/ GP6[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J1.65 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | I/O Voltage Output from SOM. Do not use this as a general purpose power source. Use this pin to power level shifters etc. |
| J1.66 | uP_VPIF_CLKIN2 | VP_CLKIN2/ MMCSD1_DAT[3]/ GP6[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.67 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | I/O Voltage Output from SOM. Do not use this as a general purpose power source. Use this pin to power level shifters etc. |
| J1.68 | TOUCH_X1 | — | I/O | — | Input to TPS65070 PMIC, not AM1808. Touch Right (X+) Processor reads via I2C |
| J1.69 | uP_EMIFA_A18 | EMA_A[18]/ MMCSD0_DAT[3]/ GP4[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.70 | TOUCH_X2 | — | I/O | — | Input to TPS65070 PMIC, not AM1808. Touch Left (X-) Processor reads via I2C |
| J1.71 | uP_EMIFA_A17 | EMA_A[17]/ MMCSD0_DAT[4]/ GP4[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.72 | TOUCH_Y1 | — | I/O | — | Input to TPS65070 PMIC, not AM1808. Touch Up (Y+) Processor reads via I2C |
| J1.73 | uP_EMIFA_A16 | EMA_A[16]/ MMCSD0_DAT[5]/ GP4[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.74 | TOUCH_Y2 | — | I/O | — | Input to TPS65070 PMIC, not AM1808. Touch Down (Y-) Processor reads via I2C |
| J1.75 | uP_EMIFA_A22 | EMA_A[22]/ MMCSD0_CMD/ GP4[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.76 | uP_UPP_CH0_ENA BLE | MMCSD1_CMD/ UPP_CHB_ENABLE/ GP8[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |

| J1 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------------|--|------|------------------------------|--|
| J1.77 | uP_EMIFA_A23 | EMA_A[23]/ MMCSD0_CLK/ GP4[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.78 | uP_UPP_CH0_STA RT | MMCSD1_CLK/ UPP_CHB_START/ GP8[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J1.79 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.80 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.81 | uP_USB1_DM | USB1_DM | I/O | (see Note 3) | 24.9 ohm series R on SOM. 15k pull-down on SOM. |
| J1.82 | uP_USB0_DM | USB0_DM | I/O | (see Note 3) | — |
| J1.83 | uP_USB1_DP | USB1_DP | I/O | (see Note 3) | 24.9 ohm series R on SOM. 15k pull-down on SOM. |
| J1.84 | uP_USB0_DP | USB0_DP | I/O | (see Note 3) | — |
| J1.85 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J1.86 | uP_USB0_ID | USB0_ID | I | +5V or GND | — |
| J1.87 | USB_VBUS | USB0_VBUS | I | +5V or GND | Also connects to TPS65070 PMIC. (see Note 4) |
| J1.88 | USB_VBUS | USB0_VBUS | I | +5V or GND | — |
| J1.89 | uP_UART1_CTSn | AHCLKX/ USB_REFCLKIN/ UART1_CTS/ GP0[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM |
| J1.90 | 5V_IN | — | I | 5V | — |
| J1.91 | uP_UART1_RTSn | AHCLKR/ UART1_RTS/ GP0[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM |
| J1.92 | 5V_IN | — | I | 5V | — |
| J1.93 | uP_SPI1_SCSn2 | SPI1_SCS[2]/ UART1_TXD/ SATA_CP_POD/ GP1[0] | O | 3.3V or 1.8V (see Note 1) | — |
| J1.94 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J1.95 | uP_SPI1_SCSn3 | SPI1_SCS[3]/ UART1_RXD/ SATA_LED/ GP1[1] | O | 3.3V or 1.8V (see Note 1) | — |
| J1.96 | 5V_IN | — | I | 5V | — |
| J1.97 | uP_SPI1_SCSn4 | SPI1_SCS[4]/ UART2_TXD/ I2C1_SDA/ GP1[2] | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J1.98 | 5V_IN | — | I | 5V | — |
| J1.99 | uP_SPI1_SCSn5 | SPI1_SCS[5]/ UART2_RXD/ I2C1_SCL/ GP1[3] | I | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J1.100 | DGND | — | I | GND | Ground. Connect to digital ground. |

TABLE NOTES:

1. Most AM1808 SOM-M1 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V. The desired I/O voltage is set via J1.37. See Section 5.5.2 for more information.
2. At startup, the boot mode is determined by sampling BOOT[0:7] (i.e., LCD_D[8:15]). Resistors on the SOM pull these pins to a default value. User boards may select alternate boot modes by pulling selected pins opposite their default value; to do this, the user's board must use resistors of much lower impedance than those used on the SOM. User boards must ensure that other circuits do not drive or load down these pins at startup. Driving/loading these pins at startup may cause the processor to latch an incorrect boot mode. For compatibility with the SOM-M1 form factor, BOOT[1:4] (LCD_D[9,10,11,12] or J1.3,5,7,9) are connected to BOOTBIT[1:4] (J3.2,4,12,14) through zero ohm resistors.
3. USB voltage levels follow the USB specification and depend on the USB operating speed. Please see the *USB 2.0 Specification* for more information.
4. USB0_VBUS can be used to power the SOM. Please see the *TPS65070 Datasheet* for more information.

7.2 J2 Connector 100-Pin Descriptions

| J2 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|---------------------|------|---------------------------|--|
| J2.1 | uP_EMIFA_D7 | EMA_D[7]/ GP4[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.2 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.3 | uP_EMIFA_D8 | EMA_D[8]/ GP3[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.4 | uP_EMIFA_WAIT1 | EMA_WAIT[1]/ GP2[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM |
| J2.5 | uP_EMIFA_D9 | EMA_D[9]/ GP3[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.6 | uP_EMIFA_WAIT0 | EMA_WAIT[0]/ GP3[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM |
| J2.7 | uP_EMIFA_D10 | EMA_D[10]/ GP3[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.8 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.9 | uP_EMIFA_D11 | EMA_D[11]/ GP3[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.10 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.11 | uP_EMIFA_D12 | EMA_D[12]/ GP3[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.12 | uP_EMIFA_WEn | EMA_WE/ GP3[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.13 | uP_EMIFA_D13 | EMA_D[13]/ GP3[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.14 | uP_EMIFA_OEn | EMA_OE/ GP3[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |

| J2 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|---------------|-----------------------|------|------------------------------|--|
| J2.15 | uP_EMIFA_D14 | EMA_D[14]/ GP3[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.16 | uP_EMIFA_RnW | EMA_A_RW / GP3[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J2.17 | uP_EMIFA_D15 | EMA_D[15]/ GP3[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.18 | uP_EMIFA_CLK | EMA_CLK/ GP2[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.19 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.20 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.21 | uP_EMIFA_A0 | EMA_A[0]/ GP5[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.22 | uP_EMIFA_CSn5 | EMA_CS[5]/ GP3[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.23 | uP_EMIFA_A1 | EMA_A[1]/ GP5[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.24 | uP_EMIFA_CSn4 | EMA_CS[4]/ GP3[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.25 | uP_EMIFA_A2 | EMA_A[2]/ GP5[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.26 | uP_EMIFA_CSn3 | EMA_CS[3]/ GP3[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.27 | uP_EMIFA_A3 | EMA_A[3]/ GP5[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.28 | uP_EMIFA_CSn2 | EMA_CS[2]/ GP3[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.29 | uP_EMIFA_A4 | EMA_A[4]/ GP5[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.30 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.31 | uP_EMIFA_A5 | EMA_A[5]/ GP5[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.32 | uP_EMIFA_CSn0 | EMA_CS[0]/ GP2[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.33 | uP_EMIFA_A6 | EMA_A[6]/ GP5[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.34 | uP_EMIFA_D0 | EMA_D[0]/ GP4[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.35 | uP_EMIFA_A7 | EMA_A7/ GP5[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.36 | uP_EMIFA_D1 | EMA_D[1]/ GP4[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.37 | uP_EMIFA_A8 | EMA_A[8]/ GP5[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.38 | uP_EMIFA_D2 | EMA_D[2]/ GP4[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |

| J2 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|---------------------|---|------|------------------------------|--|
| J2.39 | uP_EMIFA_A9 | EMA_A[9]/ GP5[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.40 | uP_EMIFA_D3 | EMA_D[3]/ GP4[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.41 | uP_EMIFA_A10 | EMA_A[10]/ GP5[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.42 | uP_EMIFA_D4 | EMA_D[4]/ GP4[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.43 | uP_EMIFA_A11 | EMA_A[11]/ GP5[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.44 | uP_EMIFA_D5 | EMA_D[5]/ GP4[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.45 | uP_EMIFA_A12 | EMA_A[12]/ GP5[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.46 | uP_EMIFA_D6 | EMA_D[6]/ GP4[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.47 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.48 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.49 | MAIN_BATT_IN | — | I/O | — | Designed for a standard lithium battery. See Section 5.5.1.3 |
| J2.50 | MAIN_BATT_IN | — | I/O | — | Designed for a standard lithium battery. See Section 5.5.1.3 |
| J2.51 | MAIN_BATT_IN | — | I/O | — | Designed for a standard lithium battery. See Section 5.5.1.3 |
| J2.52 | MAIN_BATT_IN | — | I/O | — | Designed for a standard lithium battery. See Section 5.5.1.3 |
| J2.53 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.54 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.55 | uP_EMIFA_A13 | EMA_A[13]/ GP5[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.56 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.57 | ETHER_LINK_ACT_LEDn | — | O | — | Connect to cathode of Ethernet Act. LED 4.7k pull-up on SOM. |
| J2.58 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.59 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.60 | uP_SPI1_SCSn6 | SPI1_SCS[6]/ I2C0_SDA/ TM64P3_OUT12/ GP1[4] | I/O | 3.3V or 1.8V (see Note 1) | I2C0 bus is used for communication between the AM1808 processor and the TPS65070 PMIC. 4.7k pull-up on SOM. |
| J2.61 | RFU | — | | NA | Reserved for future use. Do not connect. |
| J2.62 | uP_SPI1_SCSn7 | SPI1_SCS[7]/ I2C0_SCL/ TM64P2_OUT12/ GP1[15] | O | 3.3V or 1.8V (see Note 1) | I2C0 bus is used for communication between the AM1808 processor and the TPS65070 PMIC. 4.7k pull-up on SOM. |
| J2.63 | ETHER_SPEED_LED | — | O | — | Connect cathode of Ethernet Speed LED |

| J2 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|---|------|---------------------------|---|
| J2.64 | VRTC_IN | — | I | — | — |
| J2.65 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | — |
| J2.66 | uP_MCBSP0_CLKR | AXR6/ CLKR0/ GP1[14]/ MII_TXEN | O | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 22 ohm series R on SOM. |
| J2.67 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | — |
| J2.68 | uP_MCBSP0_CLKS | AXR0/ ECAP0_APWM0/ GP8[7]/ MII_TXD[0]/ CLK50 | O | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 22 ohm series R on SOM. |
| J2.69 | uP_SPI1_ENAn | SPI1_ENA/ GP2[12] | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J2.70 | uP_MCBSP0_FSX | AXR3/ FSX0/ GP1[11]/ MII_TXD[3] | O | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. |
| J2.71 | ETHER_TX+ | — | O | — | 49.9 ohm pull-up on SOM. |
| J2.72 | uP_MCBSP0_DR | AXR2/ DR0/ GP2[10]/ MII_TXD[2] | O | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. |
| J2.73 | ETHER_TX- | — | O | — | 49.9 ohm pull-up on SOM. |
| J2.74 | uP_MCBSP0_DX | AXR1/ DX0/ GP1[19]/ MII_TXD[1] | O | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. |
| J2.75 | ETHER_RX+ | — | I | — | 49.9 ohm pull-up on SOM. |
| J2.76 | uP_MCBSP0_FSR | AXR4/ FSR0/ GP1[12]/ MII_COL | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-up on SOM. |
| J2.77 | ETHER_RX- | — | I | — | 49.9 ohm pull-up on SOM. |
| J2.78 | uP_MCBSP0_CLKX | AXR5/ CLKX0/ GP1[13]/ MII_TXCLK | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 22 ohm series R on SOM. |
| J2.79 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.80 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J2.81 | uP_SPI0_CLK | SPI0_CLK/ EPWM0A/ GP1[8]/ MII_RXCLK/ | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 22 ohm series R on SOM. 4.7k pull-down on SOM. |
| J2.82 | uP_MCBSP1_CLKX | AXR13/ CLKX1/ GP0[5] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J2.83 | uP_SPI0_SOMI | SPI0_SOMI/ EPWMSYNCI/ GP8[6]/ MII_RXER | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. 4.7k pull-down on SOM. |

| J2 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|----------------|---|------|------------------------------|--|
| J2.84 | uP_MCBSP1_FSX | AXR11/ FSX1/ GP0[3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.85 | uP_SPI0_SIMO | SPI0_SIMO/ EPWMSYNCO/ GP8[5]/ MII_CRS | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. |
| J2.86 | uP_MCBSP1_DX | AXR9/ DX1/ GP0[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.87 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.88 | uP_MCBSP1_DR | AXR10/ DR1/ GP0[2] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.89 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J2.90 | uP_MCBSP1_CLKR | AXR14/ CLKR1/ GP0[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J2.91 | uP_EMIFA_BA0 | EMA_BA[0]/ GP2[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | 1k pull-down on SOM. |
| J2.92 | uP_MCBSP1_CLKS | AXR8/ CLKS1/ ECAP1_APWM1/ GP0[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J2.93 | uP_EMIFA_BA1 | EMA_BA[1]/ GP2[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.94 | uP_MCBSP1_FSR | AXR12/ FSR1/ GP0[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J2.95 | uP_SPI0_ENAn | SPI0_ENA/ EPWM0B/ MII_RXDV | I | 3.3V or 1.8V (see Note 1) | MII bus is used to communicate between the AM1808 processor and LAN8710 Ethernet PHY on the SOM. |
| J2.96 | uP_SPI1_CLK | SPI1_CLK/ GP2[13] | O | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. 4.7k pull-up on SOM. |
| J2.97 | uP_SPI1_SCSn1 | SPI1_SCS[1]/ EPWM1A/ GP2[15]/ TM64P2_IN12 | O | 3.3V or 1.8V (see Note 1) | 1k pull-down on SOM. |
| J2.98 | uP_SPI1_SOMI | SPI1_SOMI/ GP2[11] | I | 3.3V or 1.8V (see Note 1) | — |
| J2.99 | uP_EPWM0_TZ[0] | AXR15/ EPWM0TZ[0]/ ECAP2_APWM2/ GP0[7] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. Note: This signal is also connected to J1.39. |
| J2.100 | uP_SPI1_SIMO | SPI1_SIMO/ GP2[10] | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |

TABLE NOTES:

- Most AM1808 SOM-M1 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V. The desired I/O voltage is set via J1.37. See Section 5.5.2 for more information.

7.3 J3 Connector 100-Pin Descriptions

| J3 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|---------------------|----------------------------------|------|---------------------------|--|
| J3.1 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.2 | BOOTBIT2 | — | NA | 3.3V or 1.8V (see Note 1) | Do not connect. Connected to J1.5 via zero ohm res. on SOM. |
| J3.3 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.4 | BOOTBIT4 | — | NA | 3.3V or 1.8V (see Note 1) | Do not connect. Connected to J1.9 via zero ohm res. on SOM. |
| J3.5 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.6 | uP_EPWM1_TZ[0] | AXR7/ EPWM1TZ[0]/ GP1[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | Note: This signal is also connected to J1.41. |
| J3.7 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.8 | RFU (PM_I2C_SCL) | — | NA | — | Do not connect. |
| J3.9 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.10 | RFU (PM_I2C_SDA) | — | NA | — | Do not connect. |
| J3.11 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.12 | BOOTBIT1 | — | NA | 3.3V or 1.8V (see Note 1) | Do not connect. Connected to J1.3 via zero ohm res. on SOM. |
| J3.13 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.14 | BOOTBIT3 | — | NA | 3.3V or 1.8V (see Note 1) | Do not connect. Connected to J1.7 via zero ohm res. on SOM. |
| J3.15 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.16 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.17 | BATT_TS | — | I/O | — | Sense line for thermal resistor in battery pack. |
| J3.18 | uP_OBSCLK | CLKOUT/ UHPI_HDS2/ GP6[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J3.19 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J3.20 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J3.21 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.22 | RFU | — | NA | NA | Reserved for future use. Do not connect. |

| J3 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|---------------|--|------|------------------------------|---|
| J3.23 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.24 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.25 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.26 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.27 | uP_SPI0_SCSn0 | SPI0_SCS[0]/ TM64P1_OUT12/ GP1[6]/ MDIO_D/ TM64P1_IN12 | I/O | 3.3V or 1.8V (see Note 1) | MDIO bus is used to communicate between AM1808 and LAN8710 Ethernet PHY on SOM. |
| J3.28 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.29 | uP_SPI0_SCSn1 | SPI0_SCS[1]/ TM64P0_OUT12/ GP1[7]/ MDIO_CLK/ TM64P0_IN12 | O | 3.3V or 1.8V (see Note 1) | MDIO bus is used to communicate between AM1808 and LAN8710 Ethernet PHY on SOM. |
| J3.30 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.31 | uP_VPIF_DIN7 | VP_DIN[7]/ UHPI_HD[15]/ UPP_CHA_D[15]/ RMII_TXD[1] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.32 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.33 | uP_VPIF_DIN5 | VP_DIN[5]/ UHPI_HD[13]/ UPP_CHA_D[13]/ RMII_TXEN | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.34 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.35 | uP_VPIF_DIN6 | VP_DIN[6]/UHPI_H D[14]/UPP_CHA_D [14]/RMII_TXD[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.36 | uP_SPI1_SCSn0 | SPI1_SCS[0]/ EPWM1B/ GP2[14]/ TM64P3_IN12 | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J3.37 | uP_VPIF_DIN2 | VP_DIN[2]/ UHPI_HD[10]/ UPP_CHA_D[10]/ RMII_RXER | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.38 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.39 | uP_VPIF_DIN0 | VP_DIN[0]/ UHPI_HD[8]/ UPP_CHA_D[8]/ RMII_CRS_DV | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.40 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.41 | uP_VPIF_DIN4 | VP_DIN[4]/ | Hi-Z | 3.3V or 1.8V | — |

| J3 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|-----------------------|---|------|------------------------------|--|
| | | UHPI_HD[12]/ UPP_CHA_D[12]/ RMII_RXD[1] | | (see Note 1) | |
| J3.42 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.43 | uP_VPIF_DIN3 | VP_DIN[3]/ UHPI_HD[11]/ UPP_CHA_D[11]/ RMII_RXD[0] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.44 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.45 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.46 | uP_UPP_CH1_STA RT | UHPI_HCNTL1/ UPP_CHA_START/ GP6[10] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.47 | USB1_PWR_EN | EMA_CAS/ GP2[4] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.48 | uP_VPIF_CLKIN1 | VP_CLKIN1/ UHPI_HDS1/ GP6[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.49 | uP_VPIF_DIN1 | VP_DIN[1]/ UHPI_HD[9]/ UPP_CHA_D[9]/ RMII_MHZ_50_CLK | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.50 | uP_UPP_CH1_CLK | UHPI_HCNTL0/ UPP_CHA_CLK/ GP6[11] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J3.51 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J3.52 | uP_UPP_CH1_EN ABLE | UHPI_HHWIL/UPP_ CHA_ENABLE/GP6[9] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.53 | uP_McASP_CLKX | ACLKX/ GP0[14] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J3.54 | uP_RESETOUTn | RESETOUT/ UHPI_HAS/ GP6[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM. |
| J3.55 | uP_McASP_CLKR | ACLKR/ GP0[15] | Hi-Z | 3.3V or 1.8V (see Note 1) | 22 ohm series R on SOM. |
| J3.56 | uP_UPP_CH1_WA IT | UHPI_HRW/ UPP_CH1_WAIT/ GP6[8] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.57 | uP_McASP_FSX | AFX/ GP0[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.58 | uP_UHPI_HRDY | UHPI_HRDY/GP6[1 3] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.59 | uP_McASP_FSR | AFSR/ GP0[13] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.60 | uP_UHPI_HINTn | UHPI_HINT/GP6[12] | Hi-Z | 3.3V or 1.8V (see Note 1) | — |





| J3 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|---------------------|---------------------------|------|------------------------------|--|
| J3.61 | BUFF_OEn | EMA_SDCKE/ GP2[6] | Hi-Z | 3.3V or 1.8V (see Note 1) | 1k pull-down on SOM. |
| J3.62 | uP_UPP_CH0_WA IT | UPP_CHB_WAIT/ GP8[12]/ | Hi-Z | 3.3V or 1.8V (see Note 1) | — |
| J3.63 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.64 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.65 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | — |
| J3.66 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.67 | 3.3V_or_1.8V | — | O | 3.3V or 1.8V (see Note 1) | — |
| J3.68 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.69 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.70 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.71 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.72 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.73 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.74 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.75 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.76 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.77 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.78 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.79 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J3.80 | DGND | — | I | GND | Ground. Connect to digital ground. |
| J3.81 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.82 | uP_TCK | TCK | I | 3.3V or 1.8V (see Note 1) | — |
| J3.83 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.84 | uP_RTCK | RTCK/ GP8[0] | O | 3.3V or 1.8V (see Note 1) | — |
| J3.85 | RFU | — | NA | NA | Reserved for future use. Do not connect. |

| J3 Pin# | SOM Net Name | Processor Name | I/O | Voltage | Description |
|---------|--------------|----------------|-----|---------------------------|--|
| J3.86 | uP_EMU1 | EMU1 | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM |
| J3.87 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.88 | uP_EMU0 | EMU0 | O | 3.3V or 1.8V (see Note 1) | 4.7k pull-up on SOM |
| J3.89 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.90 | uP_TDO | TDO | O | 3.3V or 1.8V (see Note 1) | — |
| J3.91 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.92 | uP_TDI | TDI | I | 3.3V or 1.8V (see Note 1) | — |
| J3.93 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.94 | uP_TMS | TMS | I | 3.3V or 1.8V (see Note 1) | — |
| J3.95 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.96 | uP_TRSTn | TRST | I | 3.3V or 1.8V (see Note 1) | — |
| J3.97 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.98 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.99 | RFU | — | NA | NA | Reserved for future use. Do not connect. |
| J3.100 | RFU | — | NA | NA | Reserved for future use. Do not connect. |

TABLE NOTES:

1. Most AM1808 SOM-M1 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V. The desired I/O voltage is set via J1.37. See Section 5.5.2 for more information.

Appendix A: SOM-M1 Mechanical Drawing



| REVISIONS | | | |
|-----------|------------|---|----------|
| REV. | ECO NUMBER | DESCRIPTION | DATE |
| A | - | INITIAL ENGINEERING RELEASE | 8.18.09 |
| B | C06955 | UPDATED CONNECTOR LABELS | 10.23.09 |
| C | C029865 | ADDED PIN LOCATIONS | 08.17.10 |
| D | C036467 | UPDATED NOTE 3 TO INCLUDE: PLEASE NOTE THAT THEY ARE NOT SEQUENTIAL, BUT ARE AS FOLLOWS: J1, J3, J2. ALSO ADDED NOTE TO DENOTE THIS ON SHEET 2. | 05.13.13 |

NOTES:

- 1
- DO NOT PLACE ANY COMPONENTS WITHIN LAYOUT AREA OF SOM
- 2
- BASEBOARD CONNECTOR SPECIFICATION: HIROSE DF40C-100DS-0.4V
- 3
- MACHINE PLACEMENT OF J1,J2, AND J3 IS HIGHLY RECOMMENDED. PLEASE NOTE THAT THEY ARE NOT SEQUENTIAL, BUT ARE AS FOLLOWS: J1, J3, J2
- 4
- ALL ALIGNED COMPONENTS TO BE WITHIN $\pm .075$
5.
- DO NOT SCALE DRAWING

THIS DRAWING PREPARED
IN ACCORDANCE WITH
ASME Y14.5-2000


ALL DIMENSIONS
ARE IN MILLIMETERS
UNLESS OTHERWISE
SPECIFIED

TOLERANCES UNLESS
OTHERWISE SPECIFIED

X ± 0.5
X.X ± 0.2
X.XX ± 0.1
X" $\pm 1"$

THIRD ANGLE PROJECTION


| | | | | | |
|--------------|------------------|---|--------------|--------------------|-----------------|
| ENG MHC | DATE 10.23.09 |  411 N. Washington Ave. Suite 400 Minneapolis, MN 55401 T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com | SIZE C | TITLE SOM-M1 | REV D |
| CHECK KAG | DATE 10.23.09 | | SCALE 4:1 | DWG. NO 1013825 | SHEET 1 OF 2 |
| MGR PMH | DATE 10.23.09 | | | | |
| MANF | DATE | | | | |
| | | | | | |



TOP

BOTTOM

ISOMETRIC VIEWS
FOR REFERENCE ONLY



RECOMMENDED BASEBOARD FOOTPRINT


| | | |
|------------------|--------------------|-----------------|
| SIZE C | TITLE SOM-M1 | REV D |
| SCALE 4:1 | DWG. NO 1013825 | SHEET 2 OF 2 |

Appendix B: Example SOM-M1 Retention Methods

| REVISIONS | | | |
|-----------|------------|-------------------------|----------|
| REV. | ECO NUMBER | DESCRIPTION | DATE |
| A | - | INITIAL RELEASE | 10.28.09 |
| B | C029865 | UPDATED SOM DESCRIPTION | 08.17.10 |

NOTES:

1. BASED ON TESTING A LIMITED NUMBER OF SAMPLES, THE SOM-M1 REQUIRES 10 LBS OF EXTRACTION FORCE AFTER ONE INSERTION CYCLE. AFTER 30 INSERTION AND EXTRACTION CYCLES, THIS IS REDUCED TO 7 LBS.




THIS DRAWING PREPARED
IN ACCORDANCE WITH
ASME Y14.5-2000

ALL DIMENSIONS
ARE IN MILLIMETERS
UNLESS OTHERWISE
SPECIFIED

TOLERANCES UNLESS
OTHERWISE SPECIFIED

| | |
|------|-------|
| X | ± 0.5 |
| X.X | ± 0.2 |
| X.XX | ± 0.1 |
| X° | ± 1° |



| | |
|-------|----------|
| ENG | DATE |
| NWR | 10.28.09 |
| CHECK | DATE |
| KAG | 10.28.09 |
| MGR | DATE |
| PMH | 10.28.09 |
| MANF | DATE |



LOGIC

411 N. Washington Ave. Suite 400 Minneapolis, MN 55401
T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com

SIZE

A

SCALE

1:1

TITLE

SOM-M1 Retention
System- None

DWG NO

1014513

REV

B

SHEET


1 OF 1

| REVISIONS | | | |
|-----------|------------|-------------------------|----------|
| REV. | ECO NUMBER | DESCRIPTION | DATE |
| A | - | INITIAL RELEASE | 10.28.09 |
| B | C029865 | UPDATED SOM DESCRIPTION | 08.17.10 |

NOTES:

1. THE SOM-M1 CAN BE RETAINED IN PLACE BY THE SURROUNDING ENCLOSURE.

2. REPRESENTATIVE ENCLOSURE



THIS DRAWING PREPARED
IN ACCORDANCE WITH
ASME Y14.5-2000

ALL DIMENSIONS
ARE IN MILLIMETERS
UNLESS OTHERWISE
SPECIFIED

TOLERANCES UNLESS
OTHERWISE SPECIFIED

X ± 0.5
X.X ± 0.2
X.XX ± 0.1
X° ± 1°

THIRD ANGLE PROJECTION



| | |
|-------|----------|
| ENG | DATE |
| NWR | 10.28.09 |
| CHECK | DATE |
| KAG | 10.28.09 |
| MGR | DATE |
| PMH | 10.28.09 |
| MANF | DATE |



411 N. Washington Ave. Suite 400 Minneapolis, MN 55401
T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com

SIZE

A

SCALE

1:2

TITLE

SOM-M1 Retention System -
Housing

DWG NO

1014515

REV



B

SHEET

1 OF 1

| ITEM NO. | DESCRIPTION | VENDOR | PART NUMBER | QTY. |
|----------|---|---------------|-----------------------------------|------|
| 1 | REPRESENTATIVE PCB | N/A | N/A | 1 |
| 2 | STANDOFF, SURFACE MOUNT, M2, 4MM LENGTH | PEM | SMTSO-M2-4 | 4 |
| 3 | SOM-M1 | LOGIC PD | DEPENDENT ON SOM-M1 CONFIGURATION | 1 |
| 4 | THERMAL PAD, .009" THICK | LOGIC PD | LPD-SOM-CLIP1-THPAD | 2 |
| 5 | CLIP, RETENTION PLATE | LOGIC PD | LPD-SOM-CLIP1 | 2 |
| 6 | SCREW, PAN HEAD, M2 X 4MM | MCMaster-CARR | 92000A011 | 4 |

- NOTES:
- THIS IS THE RECOMMENDED RETENTION METHOD IF USING THE LOGIC PD RETENTION CLIP.
 - THERMAL PAD IS DIE CUT TO FIT RETENTION CLIP.
 - DO NOT PLACE COMPONENTS WITHIN LAYOUT AREA OF SOM AND CLIP.
 - BASEBOARD CONNECTOR SPECIFICATION:
HIROSE DF40C-100DS-0.4V
 - DO NOT SCALE DRAWING.



| REVISIONS | | | |
|-----------|------------|--|----------|
| REV. | ECO NUMBER | DESCRIPTION | DATE |
| A | C029865 | INITIAL RELEASE | 08.16.10 |
| B | C036458 | DESCRIPTION MODIFICATION TO ITEM NO. 4. IS: THERMAL PAD, .009" THICK. WAS: THERMAL PAD, .009" THICK, ADHESIVE BACKED | 05.10.13 |

THIS DRAWING PREPARED
IN ACCORDANCE WITH
ASME Y14.5-2000

ALL DIMENSIONS
ARE IN MILLIMETERS
UNLESS OTHERWISE
SPECIFIED

TOLERANCES UNLESS
OTHERWISE SPECIFIED

X ± 0.5


X.X ± 0.2

X.XX ± 0.1


X° ± 1°

THIRD ANGLE PROJECTION

| | | | | | |
|------------|------------------|---|------------------|--|-----------------|
| ENG NWR | DATE 08.16.10 |  LOGIC 411 N. Washington Ave. Suite 400 Minneapolis, MN 55401 T: 612.672.9495 F: 612.672.9489 I: www.logicpd.com | SIZE B | TITLE SOM-M1 CLIP RETENTION SYSTEM | REV B |
| CHECK | DATE | | | | |
| KAG | 08.16.10 | | | | |
| MGR | DATE | | | | |
| PMH | 08.16.10 | | | | |
| MANF | DATE | | SCALE 1:1 | DWG. NO 1016203 | SHEET 1 OF 2 |



4X Ø3.7 WITH Ø 6.2 SOLDER PAD REQUIRED.
PLATING THRU HOLE NOT REQUIRED.



RECOMMENDED BASEBOARD FOOTPRINT

| | | |
|-------------------------|---|------------------------|
| <u>SIZE</u> B | <u>TITLE</u> SOM-M1 CLIP RETENTION SYSTEM | <u>REV</u> B |
| <u>SCALE</u> 2:1 | <u>DWG. NO</u> 1016203 | <u>SHEET</u> 2 OF 2 |