

Migration Guide for i.MX31, i.MX27, and OMAP35x SOM-LVs

Application Note 375

Logic // Embedded Product Solutions Published: October 2008

Abstract

This Application Note assists customers who want to design a custom baseboard that can support the i.MX31, i.MX27, and OMAP35x SOM-LV modules or update their existing baseboard to accommodate a different processor-based SOM-LV module. This document details the differences in the connector pin outs and feature sets between the three SOM-LV modules.

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic Product Development Company (collectively "Logic's Proprietary Information"). Logic's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic Product Development Company.

Logic Product Development Company makes no representation or warranties of any nature or kind regarding Logic's Proprietary Information or any products offered by Logic Product Development Company. Logic's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic Product Development Company, if any, with respect to any products described in this document are set forth in such license or agreement. Logic Product Development Company shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic Product Development Company may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic's Proprietary Information and products described in this document (collectively "Logic's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic Product Development Company, this document and the information contained therein does not create any license to Logic's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2008, Logic Product Development Company. All Rights Reserved.

REVISION HISTORY

REV	EDITOR	DESCRIPTION	APPROVAL	DATE
1	Brad Brown	Internal draft	BB	06/27/08
Α	Jed Anderson	Initial release	BB	10/08/08

Table of Contents

1		ction	
		pe of Document	
2		1ces	
	2.1 Sup	porting Documents	1
	2.2 Acr	onyms	2
3	Genera	ll Features Overview	3
,	3.1 Me	chanical Specifications	4
4	Pin Co	mparison	5
5	PMIC I	nformation	5
6	Detaile	d Interface Descriptions	5
	6.1 Pov	ver/Reset/Clock/PWM Control Signals	6
		mory Interfaces	7
	6.2.1	Static Memory Bus Interface	
	6.2.2	ATA Interface	
	6.3 Rer	movable Media Interfaces	
	6.3.1	PCMCIA/CF Card Interface	
	6.3.2	MMC/SD Card Interface	
	6.3.3	SIM Card Interface	
	6.4 Cor	mmunication and Control Interfaces	
	6.4.1	1-Wire	
	6.4.2	UART Interfaces	
	6.4.3	I2S/AC97/PCM	
	6.4.4	SPI Interfaces	
	6.4.5	USB Interfaces	
	6.4.6	Ethernet	
	6.4.7	IRQ Routing	
	6.4.8	Keypad	
	6.4.9	Touch Screen	
		CODEC Line-In/Out	
		I2C Interfaces	
		ADC Interface	
		Control Signals and GPIO Signals	
	6.5 Gra	phic Interfaces	32
		Camera Sensor Interface	
		LCD Interface	
		TV Display Interface	
		M/JTAG Interface	
7		ary	
		A: SOM-LV Baseboard Footprint Drawing	
		3: J1 Connector Pin Comparison	
Αr	pendix (C: J2 Connector Pin Comparison	53

1 Introduction

Logic's System on Modules (SOMs) simplify development and provide the ability to easily upgrade to next generation hardware and software. The SOM-LV is a low-voltage module based on Freescale's i.MX and Texas Instruments' OMAP™ processors. This document will explain indepth differences between the i.MX31, i.MX27, and the OMAP35x SOM-LVs to help in designing a custom baseboard that can accommodate all three modules.

Logic publishes an *Embedded Products Parametric Table* for a high-level description of the feature set available for every SOM we offer. Follow the link below to download a PDF of the Parametric Table.

■ Embedded Products Parametric Table

1.1 Scope of Document

Though this document addresses the differences between the modules it is not intended to be all-inclusive. System designers should review the sets of schematics and any other applicable supporting documents for the i.MX31, i.MX27, and the OMAP35x SOM-LV modules before designing a baseboard that can utilize more than one of these products.

IMPORTANT NOTE: If there is ever a discrepancy between information within this document and the corresponding schematics, the schematics hold precedence.

2 References

2.1 Supporting Documents

Listed below are the links to the most current schematics for the i.MX31, i.MX27, and the OMAP35x SOM-LVs. Product registration is required to gain access to these documents. If you do not currently have a registered product, please contact your sales representative for access.

- i.MX31 SOM-LV Schematics
- i.MX27 SOM-LV Schematics
- OMAP35x SOM-LV Schematics

The Zoom Development Kits based on the i.MX31, i.MX27, and OMAP35x SOM-LVs all use the same LV baseboard (SDK2-APP-10). 1

Table 2.1 lists the supporting documents that were used in the creation of this Application Note.

_

¹ The Zoom OMAP35x Development Kit uses a modified baseboard that has resistor R13 removed in order for the included 4.3" WQVGA LCD to work properly.

Table 2.1: Supporting Documents

Logic PN	Rev	Description
1005441	А	LV Baseboard (SDK2-APP-10) Schematic
1004734	11	i.MX31 SOM-LV Schematics
1009880	Α	i.MX27 SOM-LV Schematics
1009917	Α	OMAP35x SOM-LV Schematics
1009954	Α	OMAP35x SOM-LV Hardware Specification
1005992	Е	i.MX31 SOM-LV Hardware Specification
1007859	2	i.MX27 SOM-LV Hardware Specification
70000161	Α	Interfacing LCDs to Logic's SDK Board AN 161
TI Literature #	Version	Description
SPRS505	-	OMAP3515/03 Applications Processor Datasheet
SPRUF98A	Α	OMAP35x Multimedia Device Silicon Revision 2.0 and 2.1 TRM
		TPS65950 Integrated Power
SWCS019K	K	Management/Audio Codec Silicon Revision 3.1 Data Manual
		TPS65950 OMAP Power Management
SWCU026P	Р	and System Companion Device Silicon Revision 3.1 TRM
Freescale Doc#	Rev	Description
MCIMX31RM	2.3	MCIMX31 and MCIMX31L Application Processor RM
MCIMX27RM	0.2	MCIMX27 Multimedia Application Processor RM
MC13783/D	3.4	MC13783 Power Management and Audio Circuit Data Sheet

2.2 Acronyms

AD-TFT advanced thin film transistor (LCD technology)

AIC analog interface chips

ATA advanced technology attachment

BDM background debug mode BSP board support package

CF CompactFlash
CIR consumer infrared
CODEC coder/decoder

CPU central processing unit
CSI camera sensor interface

DC-DC direct current to direct current converter

DSI display serial interface

DSR data set ready
DTR data transmit ready
ETHER_RX Ethernet receive signal
ETHER_TX Ethernet transmit signal

FIR fast infrared

GPIO general purpose input or output

GPO general purpose output

HR-TFT high reflective thin film transistor (LCD technology)

i.MX27 SOM-LV (only used within the tables of this document) i.MX31 SOM-LV (only used within the tables of this document)

I2C Inter-integrated circuit busI2S Inter-integrated circuit sound

IO or I/O input/output signal

IrDA infrared data association

IRQ interrupt signal

JTAG joint test action group LCD liquid crystal display LDO low dropout regulator MAC medium access control

MCBSP multi-channel buffered serial port

MIR medium infrared MMC multi-media card

OMAPS OMAP35x SOM-LV (only used within the tables of this document)

PCM pulse code modulation

PCMCIA personal computer memory card international association

PHY physical layer device

PMIC power management integrated circuit

RFBI remote frame buffer interface

SD secure digital

TI FlatlinkTM3G serial display interface SDI

SDIO secure digital input/output SIM subscriber identity module

SIR slow infrared SOC system-on-chip

SOM-LV low-voltage System on Module SPI

serial peripheral interface

STN super-twisted nematic (STN) or passive matrix LCD technology

TDM time division multiplexed

TFT thin film transistor (TFT) or active matrix LCD technology

UART universal asynchronous receiver/transmitter

uР microprocessor (see SOC)

3 **General Features Overview**

This section gives a general feature set description of each SOM-LV module. Please refer to each module's Hardware Specification document for more detailed information about the physical specification requirements unique to that product.

Table 3.1: SOM-LV Comparison Overview

Specifications	i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SOM-LV
Form Factor	SOM-LV	SOM-LV	SOM-LV
Туре	Type I	Type II	Type III
Size	59.1 x 76.2 x 7.9 mm	50.8 x 76.2 x 7.9 mm	31 x 76.2 x 7.4 mm
Available Software	Microsoft Windows Embedded CE Board Support Packages (BSPs)	Microsoft Windows Embedded CE BSPs	Microsoft Windows Embedded CE 6.0 BSPs Open source Linux BSP
RoHS	RoHS compliant	RoHS compliant	RoHS compliant
	0°C to 70°C (commercial temp) or -30°C to 85°C	0°C to 70°C (commercial temp) or -20°C to 85°C	0°C to 70°C (commercial temp) or -40°C to 85°C
Temp	(extended temp)	(extended temp)	(industrial temp)
ARM Core	ARM1136JF-S	ARM926EJ-S	Cortex-A8
Max Speed (MHz)	up to 532	up to 400	up to 600
Available SDRAM (MB)	64, 128*	64, 128*	128*, 256
Available NAND Flash (MB)	64	64	256*, 512
NOR Flash (MB)	2*, 4	2*, 4	0, 8*
Display	up to 800x600	up to 800x600	up to 1024x768
Touch Screen	Integrated 4-wire touch screen controller (Freescale MC13783)	Integrated 4-wire touch screen controller (Freescale MC13783)	Integrated 4-wire touchscreen controller (TSC2004)
Serial Ports	3	3	3
Audio	I2S compliant audio codec (Freescale MC13783; 16-bit stereo DAC, 13-bit ADC)	I2S compliant audio codec (Freescale MC13783; 16-bit stereo DAC, 13-bit ADC)	I2S compliant audio codec (16-bit stereo DAC, 13-bit ADC)
USB 2.0	yes	yes	yes
USB OTG	yes	yes	yes
MMC/SD	yes	yes	yes
ATA	yes	yes	no
TV Out	no	no	yes
CompactFlash Type 1	yes	yes	memory-mode only
10/100 Base-T Ethernet	available	yes	available
802.11b/g Ethernet	no	no	available
Bluetooth	no	no	available

^{*} Standard configuration

available indicates the feature is present on some standard configurations of the SOM but not others. Please review the Standard SOM Configurations tables available on each product's webpage for details: www.logicpd.com.

3.1 Mechanical Specifications

All three SOM-LV modules use the same physical J1 and J2 connectors to mate to a baseboard. As is evidenced in Table 3.1 above, the physical size of each module varies; as such, special care should be taken when designing your platform to mate with different SOM-LV Types. Appendix A, at the conclusion of this document, shows the recommended baseboard footprint for all three SOM-LV modules, including the different mounting hole locations. See *White Paper 340:* SOM-LV Mechanical Interface Specification for more detail information about the connectors and physical sizes of the SOM-LV form factor.

Notes: The mounting hole dimension may differ between the SOMs; however, all production-level SOM-LVs will have the same hole diameter of 2.70 mm. Please refer to each respective SOM-LV *Product Change Notification* (PCN) document to determine when the change was made for each product. (The i.MX31 SOM-LV has always had mounting hole diameters at 2.70 mm.)

4 Pin Comparison

Tables comparing pin usage between the i.MX27, i.MX31, and the OMAP35x SOM-LVs can be found in the Appendices of this document; Appendix B compares pins for the J1 connector, Appendix C compares pins for the J2 connector.

5 PMIC Information

Throughout this document, the power management and audio codec components may be referred to by their common names as specified in Table 5.1 below.

Mfg Part #	Common Name	Description
		Integrated power management and audio codec used on the
MC13783	Atlas	i.MX31 and i.MX27 SOM-LVs
		Integrated power management and audio codec used on the
TPS65950	Triton2	OMAP35x SOM-LV

Table 5.1: SOM-LV PMICs

6 Detailed Interface Descriptions

The specific interfaces discussed in this document have been grouped into the following categories:

- Power/Reset/Clock/PWM Control Signals
- Memory Interfaces
- Removable Media Interfaces
- Communication Interfaces
- Graphic Interfaces

Notes about the tables used within this document:

- 1. Every attempt has been made to keep the tables readable at the default page magnification level. However, some tables will require you to use the Adobe Acrobat magnifying feature to properly view all the information.
- 2. Certain signals covered in this document may operate at different reference voltages on each SOM-LV module; therefore, these different voltages need to be called out within the tables describing those signals. To achieve this, signals are listed below the voltage domain in which they are located. Please see Table 6.1 below for an example of a table describing two signals in two different voltage domains. Notice that the CSPI3_SCLK and CSPI3_SS1 signals on the i.MX31 SOM-LV are on two different voltage domains (1.8V_NVCC10 and 2.7V_NVCC5/NVCC8 respectively). However, also notice that the similar signals on the i.MX27, CSPI3_SCLK and CSPI3_SS, both exist on the same voltage domain, VMMC1; this is indicated by the voltage domain field for the CSPI3_SS stating "same as above".

Table 6.1: Example of Signals in Different Voltage Domains

		i.N	IX31 SOM-	LV		i.MX27 SOM-LV					
SPI Signal	SOM-LV Signal	i.MX31 Signal	Primary	J1/J2 Pin	Voltage	SOM-LV Signal	i.MX27 signal	Primary	J1/J2 Pin	Voltage	
Reference Voltage		SW2BOUT (BUCK) /					VMMC1(LDO) /				
Reg / Domain	-	1.8V_NVCC10	-	-	-	-	VMMC1	-	J2.138	-	
SCLK	uP_UARTC_CTS	CSPI3_SCLK	Alternate	J1.122	1.8	SD1_CLK	CSPI3_SCLK	Alternate	J2.136	-	
Reference Voltage		VRF1 (REG) /		J1.152,							
Reg / Domain	-	2.7V_NVCC5/NVCC8	-	J2.96	2.7	-	same as above	-	-	-	
CS0	-	-	-	-	-	SD1_DATA3	CSPI3_SS	Alternate	J2.124	-	
CS1	uP_CSPI2_SS1	CSPI3_SS1	Alternate	J2.89	2.7	-	-	-	-	-	

6.1 Power/Reset/Clock/PWM Control Signals

The i.MX31, i.MX27, and the OMAP35x SOM-LVs all use the nSTANDBY, nSUSPEND, and 3.3_nEN control signals for power. All modules also have the same RESET control signals, such as uP_SW_nRESET, RESET_nOUT, and MSTR_nRST, with the same functionality. There are some control signals that are made available and are different from each module. See Table 6.2 for detailed differences.

Table 6.2: SOM-LV Power/Reset/Clock/PWM Interface

PWR/RST/CLK	SOM-LV	i.MX31 SOM	-LV	i.MX27 SOM	-LV	OMAP35x SON	1-LV
Control Signal	J1/J2 Pin	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage
		F	Power Co	ntrol Signals			
PWR_ON	J1.30	PWR_ON	2.7	PWR_ON	2.7	•	-
nSTANDBY	nSTANDBY J1.17 nSTANDBY			nSTANDBY	2.7	nSTANDBY	1.8
nSUSPEND	J1.15	nSUSPEND	2.7	nSUSPEND	2.7	nSUSPEND	1.8
3.3V_nEN	J1.49	3.3_nEN	2.7	3.3_nEN	2.7	3.3_nEN (DGND)	1.8 ³
VIBRA_M	J2.75	-	-	-	-	VIBRA_M	MAIN_BATT
VIBRA_P	J2.77	-	-	-	-	VIBRA_P	MAIN_BATT
RFID_EN	J2.89	different function ¹	2.7	-	-	RFID_EN	Variable ⁴
VAUX3	J2.175	different function ²	max 5.5	different function ²	max 5.5	VAUX3	Variable ⁵
T2_REGEN	J2.193	different function ²	max 5.5	different function ²	max 5.5	T2_REGEN	MAIN_BATT
			Reset Cor	ntrol Signals			
uP_SW_nRESET	J1.223	uP_SW_nRESET	2.7	uP_SW_nRESET	1.8	uP_SW_nRESET	1.8
RESET_nOUT	J1.225	RESET_OUT	1.8	RESET_OUT	1.8	RESET_OUT	1.8
MSTR_nRST	J1.227	MSTR_nRST	1.8	MSTR_nRST	1.8	MSTR_nRST	1.8
			Clock	Signals			
uP_AUX_CLK	J1.28	uP_AUX_CLK	1.8	uP_AUX_CLK	1.8	•	-
uP_CLKOUT1_26MHz	J2.233	-	-	-	-	uP_CLKOUT1_26MHz	1.8
TWL_32K_CLK_OUT	J2.234	-	-	-	-	TWL_32K_CLK_OUT	1.8
	-	-	PWM	Signal	-	-	-
PWM0	J1.168	PWM0	2.7	PWM0	1.8	PWM0	1.8

- 1. i.MX31/RFID_EN Signal name is uP_CSPI2_SS1 and can function as CSPI1_SS3 or CSPI3_SS1.
- 2. i.MX31/27 (J2.177/175) Signal function is LED Drive
- 3. OMAP35x/3.3_nEN signal input is in the 1.8 voltage domain but its input is tied to DGND.
- 4. OMAP35x/RFID_EN connects to the PMIC VMMC2.OUT Level
- 5. OMAP35x/VAUX3 connects to the PMIC VAUX3.OUT Level

6.2 Memory Interfaces

The available memory interfaces are the static memory bus interface and the ATA interface.

6.2.1 Static Memory Bus Interface

The i.MX31, i.MX27, and OMAP35x SOM-LVs route the 16-bit data bus with 25 address pins to the J1 connector. On the i.MX31 and i.MX27 SOM-LVs, the data bus (D15–D0) and the upper address lines (A24–A13) route directly to the processors, but the lower address lines (MA12–MA0) are buffered on both SOMs. On the OMAP35x SOM-LV, address lines (A16–A1) are latched using uP_nADV_ALE, while the remaining upper address lines (A26–A17) route directly to the processor.

The chip selects on all three SOMs have similarly defined functionality and have been routed to the same pins on the connectors.

The i.MX31 and OMAP35x SOM-LVs have two external DMA request pins. The i.MX27 SOM-LV does not support external DMA requests.

The OMAP35x general-purpose memory controller (GPMC) is the OMAP2 unified memory controller (UMC) dedicated to interfacing external memory devices:

- Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices;
- Asynchronous, synchronous, and page mode (only available in non-muxed mode) burst NOR flash devices;
- NAND flash;
- Pseudo-SRAM devices.

The i.MX27 and i.MX31 Wireless External Interface Memory Controller (WEIM) supports the following:

- 16-bit SRAM memories;
- 16-bit PSRAM (up to 133 MHz) memories;
- 16-bit NOR flash memories.

Table 6.3: SOM-LV Memory Interface

	SOM-LV	i.MX31	I SOM-LV			i.MX27 SOM-LV		OMA	P35x SOM-LV	
Memory Signal	J1/J2 Pin	SOM-LV Signal	i.MX31 Signal	Voltage	SOM-LV Signal	i.MX27 signal	Voltage	SOM-LV Signal	OMAP35x Signal	Voltage
	i.MX31S: - i.MX27S: J1.183, J2.96, J2.122									
Reference Voltage	OMAPS: J1:110,144,152 /	SW2BOUT (BUCK) /	NN 10010		SW2BOUT (REG) /	A11/DD4	4.0	VIO.SW (REG) /	vdds	4.0
Reg / Domain	J2:54,96,122	1.8V_NVCC10	NVCC10	-	DVDD_1.8V	NVDD1	1.8	VIO_1V8	vdds_mem	1.8
BOOT_nCS	J2.172	BOOT_nCS	CS0 ¹	1.8	BOOT_nCS	CS0 ¹	1.8	BOOT_nCS	GPMC_nCS2 1	1.8
FLASH_nCS/NOR_nCS	on board flash	FLASH_nCS	CS0 ¹	1.8	FLASH_nCS	CS0 ¹	1.8	NOR_nCS	GPMC_nCS2 1	1.8
EXT_BOOT_nSELECT	J2.168	EXT_BOOT_nSELECT	-	1.8	EXT_BOOT_nSELECT	-	1.8	EXT_BOOT_nSELECT	- ODMO = 005	1.8
SLOW_nCS/uP_nCS_A_EXT	J1.145	SLOW_nCS	CS5	1.8	SLOW_nCS	CS5	1.8	uP_nCS_B_EXT	GPMC_nCS5	1.8
BUFF_nOE_DATA	J1.121	BUFF_nOE_DATA	-	1.8	BUFF_nOE_DATA	-	1.8	-	-	-
BUFF_DIR_DATA	J1.123	BUFF_DIR_DATA	-	1.8	BUFF_DIR_DATA	-	1.8	BUFF_DIR_DATA	GPMC_IODIR	1.8
D0	J1.40	uP_D0	D0	1.8	uP_D0	D0	1.8	uP_D0	GPMC_D0	1.8
D1	J1.42	uP_D1	D1	1.8	uP_D1	D1	1.8	uP_D1	GPMC_D1	1.8
D2	J1.44	uP_D2	D2	1.8	uP_D2	D2	1.8	uP_D2	GPMC_D2	1.8
D3	J1.46	uP_D3	D3	1.8	uP_D3	D3	1.8	uP_D3	GPMC_D3	1.8
D4	J1.48	uP_D4	D4	1.8	uP_D4	D4	1.8	uP_D4	GPMC_D4	1.8
D5	J1.50	uP_D5	D5	1.8	uP_D5	D5	1.8	uP_D5	GPMC_D5	1.8
D6	J1.54	uP_D6	D6	1.8	uP_D6	D6	1.8	uP_D6	GPMC_D6	1.8
D7	J1.56	uP_D7	D7	1.8	uP_D7	D7	1.8	uP_D7	GPMC_D7	1.8
D8	J1.58	uP_D8	D8	1.8	uP_D8	D8	1.8	uP_D8	GPMC_D8	1.8
D9	J1.60	uP_D9	D9	1.8	uP_D9	D9	1.8	uP_D9	GPMC_D9	1.8
D10	J1.62	uP_D10	D10	1.8	uP_D10	D10	1.8	uP_D10	GPMC_D10	1.8
D11	J1.64	uP_D11	D11	1.8	uP_D11	D11	1.8	uP_D11	GPMC_D11	1.8
D12	J1.66	uP_D12	D12	1.8	uP_D12	D12	1.8	uP_D12	GPMC_D12	1.8
D13	J1.68	uP_D13	D13	1.8	uP_D13	D13	1.8	uP_D13	GPMC_D13	1.8
D14	J1.70	uP_D14	D14	1.8	uP_D14	D14	1.8	uP_D14	GPMC_D14	1.8
D15	J1.74	uP_D15	D15	1.8	uP_D15	D15	1.8	uP_D15	GPMC_D15	1.8
uP_nADV_ALE	J2.87	different function ⁴	-	-	-	-	-	uP_nADV_ALE	GPMC_nADV_ALE	1.8
uP_WP	J2.85	different function ⁶	-	-	-	-	-	uP_WP	GPMC_nWP	1.8
Reference Voltage Reg / Domain	i.MX31S: J1.110 i.MX27S: J2.122 OMAPS: J1:110,144,152 / J2:54,96,122	SW2AOUT (BUCK) / 1.8V_DDR	NVCC2 NVCC22	1.8	same as above	NVDD2/NVDD3	1.8	same as above	vdds vdds_mem	1.8
uP_nCS_A_EXT	J1.143	uP_nCS_A_EXT	CS1	1.8	uP_nCS_A_EXT	CS1_B	1.8	uP_nCS_A_EXT	GPMC_nCS4	1.8
uP_nCS_B_EXT	J1.141	uP_nCS_B_EXT	CS3	1.8	uP_nCS_B_EXT	CS3_B/CSD1	1.8	uP_nCS_B_EXT	GPMC_nCS5	1.8
FAST_nCS/uP_nCS_A_EXT	J1.147	FAST_nCS	CS4 ²	1.8	FAST_nCS	CS4_B/ETMTRACESYNC	1.8	uP_nCS_A_EXT	GPMC_nCS4	1.8
WRLAN_nCS	on board wrlan	WRLAN_nCS	CS4 ²	1.8	-	-	-	uP_nCS1/uP_nMCS1	GPMC_nCS1	1.8
EB0	J1.137	uP_EB0	EB0	1.8	uP_nEB0	EB0_B	1.8	uP_nBE0	GPMC_nBE0_CLE	1.8
EB1	J1.139	uP_EB1	EB1	1.8	uP_nEB1	EB1_B	1.8	uP_nBE1	GPMC_nBE1	1.8
OE	J1.125	uP_OE	OE	1.8	uP_nOE	OE_B	1.8	uP_nOE	GPMC_nOE	1.8
RW	J1.127	uP_RnW	RW	1.8	uP_RnW	RW_B	1.8	uP_nWE	GPMC_nWE	1.8
LBA	J2.14	uP_nLBA	LBA	1.8	uP_nLBA	LBA_B	1.8	different function ⁵	-	1.8
BCLK	J1.131	uP_BUS_CLK	BCLK	1.8	uP_BUS_CLK	BCLK	1.8	uP_BUS_CLK	GPMC_CLK	1.8
ECB/WAIT	J1.109	uP nWAIT	ECB	1.8	uP nWAIT	ECB_B	1.8	uP_nWAIT	GPMC_WAIT1	1.8
A0	J1.53	DGND	DGND	DGND	DGND	DGND	DGND	DGND	-	DGND
A1	J1.55	uP MA0	A0	1.8	uP MA0	A0 ³	1.8	uP LA1	GPMC D0	1.8
A2	J1.57	uP MA1	A1	1.8	uP MA1	A1 ³	1.8	uP LA2	GPMC D1	1.8
A3	J1.59	uP MA2	A2	1.8	uP MA2	A2 ³	1.8	uP LA3	GPMC D2	1.8
A4	J1.61	uP MA3	A3	1.8	uP MA3	A3 ³	1.8	uP LA4	GPMC D3	1.8
A5	J1.63	uP MA4	A4	1.8	uP MA4	A4 ³	1.8	uP LA5	GPMC D4	1.8
A6	J1.65	uP_MA5	A5	1.8	uP_MA5	A5 ³	1.8	uP_LAS uP LA6	GPMC_D4 GPMC D5	1.8
					_			_		
A7	J1.67	uP_MA6	A6	1.8	uP_MA6	A6 ³	1.8	uP_LA7	GPMC_D6	1.8

Table 6.3: SOM-LV Memory Interface (continued)

	SOM-LV	i.MX3	1 SOM-LV			i.MX27 SOM-LV		OMA	AP35x SOM-LV	
Memory Signal	J1/J2 Pin	SOM-LV Signal	i.MX31 Signal	Voltage	SOM-LV Signal	i.MX27 signal	Voltage	SOM-LV Signal	OMAP35x Signal	Voltage
	i.MX31S: J1.110 i.MX27S: J2.122									
Reference Voltage		SW2AOUT (BUCK) /	NVCC2						vdds	
Reg / Domain	J2:54,96,122	1.8V_DDR	NVCC22	1.8	same as above	NVDD2/NVDD3	1.8	same as above	vdds_mem	1.8
A8	J1.69	uP_MA7	A7	1.8	uP_MA7	A7 ³	1.8	uP_LA8	GPMC_D7	1.8
A9	J1.73	uP_MA8	A8	1.8	uP_MA8	A8 ³	1.8	uP_LA9	GPMC_D8	1.8
A10	J1.75	uP_MA9	A9	1.8	uP_MA9	A9 ³	1.8	uP_LA10	GPMC_D9	1.8
A11	J1.77	uP_MA10	A10	1.8	uP_MA10	A10 ³	1.8	uP_LA11	GPMC_D10	1.8
A12	J1.79	uP_MA11	A11	1.8	uP_MA11	A11 ³	1.8	uP_LA12	GPMC_D11	1.8
A13	J1.81	uP_MA12	A12	1.8	uP_MA12	A12 ³	1.8	uP_LA13	GPMC_D12	1.8
A14	J1.83	uP_A13	A13	1.8	uP_A13	A13 ³	1.8	uP_LA14	GPMC_D13	1.8
A15	J1.85	uP_A14	A14	1.8	uP_A14	A14 ³	1.8	uP_LA15	GPMC_D14	1.8
A16	J1.87	uP_A15	A15	1.8	uP_A15	A15 ³	1.8	uP_LA16	GPMC_D15	1.8
A17	J1.89	uP_A16	A16	1.8	uP_A16	A16 ³	1.8	uP_A1	GPMC_A1	1.8
A18	J1.93	uP A17	A17	1.8	uP A17	A17 ³	1.8	uP A2	GPMC_A2	1.8
A19	J1.95	uP A18	A18	1.8	uP A18	A18 ³	1.8	uP A3	GPMC A3	1.8
A20	J1.97	uP A19	A19	1.8	uP A19	A19 ³	1.8	uP A4	GPMC A4	1.8
A21	J1.99	uP A20	A20	1.8	uP A20	A20 ³	1.8	uP_A5	GPMC A5	1.8
A22	J1.101	uP A21	A21	1.8	uP A21	A21 ³	1.8	uP A6	GPMC A6	1.8
A23	J1.103	uP A22	A22	1.8	uP A22	A22 ³	1.8	uP A7	GPMC_A7	1.8
A24	J1.105	uP A23	A23	1.8	uP_A23	A23 ³	1.8	uP A8	GPMC A8	1.8
A25	J1.107	uP A24	A24	1.8	uP A24	A24 ³	1.8	uP_A9	GPMC A9	1.8
A26	J2.56	uP A25	A25	1.8	uP A25	A25 ³	1.8	uP A10	GPMC A10	1.8
D16	J1.76	-	-	-	-	_	-	-		-
D17	J1.78	-	-	-	-	-	-	-	-	-
D18	J1.80	-	-	-	-	-	-	-	-	-
D19	J1.82	-	-	-	-	-	-	-	-	-
D20	J1.84	-	-	-	-	-	-	-	-	-
D21	J1.86	-	-	-	-	-	-	-	-	-
D22	J1.88	-	-	-	-	-	-	-	-	-
D23	J1.90	-	-	-	-	-	-	-	-	-
D24	J1.94	-	-	-	-		-	-	-	-
D25	J1.96	-	-	-	-	-	-	-	-	-
D26	J1.98	-	-	-	-		-	-	-	-
D27	J1.100	-	-	-	-	-	-	-		-
D28	J1.102	-	-	-	-	-	-	-	-	-
D29	J1.104	-	-	-	-	-	-	-	-	-
D30	J1.106	-	-	-	-	-	-	-	-	-
D31	J1.108	-	-		-	-	-	-	-	-
Reference Voltage		VIOLO (Reg) /	NIV.CC7	4.0	-	-	-	sama aa ahaya	vdds	4.0
Reg / Domain	J2:54,96,122	1.8V_NVCC7	NVCC7	1.8				same as above	vdds_mem	1.8
uP_DREQ0	J1.133	uP_DREQ0	EXTDMA_0	-	-	-	-	uP_DREQ0	SYS_nDMAREQ3	1.8
uP_DREQ1	J1.135	uP_DREQ1	EXTDMA_1		-	-	-	uP_DREQ1	SYS_nDMAREQ1	1.8

- 1. See information on EXT_BOOT_nSELECT in the SOM-LV Hardware Specification Manual for select of nCS.
- 2. See information on FAST_nCS and WRLAN_nCS in the i.MX31 SOM-LV Hardware Specification Manual.
- 3. Signal is buffered.
- 4. i.MX31/uP_nADV_ALE Signal function is CSPI2_SS2/I2C3_SDA/IPU_FLS_STRB and voltage domain for this signal is 2.7V_NVCC5/NVCC8.
- 5. OMAP35x Signal Function is uP_nOE. This is the same function with regards to the PCMCIA/CF, but does not function as the LBA as on the i.MX31.
- 6. i.MX31/uP_WP Signal function is uP_CSPI2_RDY, not useful for the i.MX31.

6.2.2 ATA Interface

The ATA interface is muxed behind different interfaces on the i.MX31 and i.MX27 processors; the OMAP35x does not have an ATA controller. On the i.MX31 SOM-LV, the ATA interface is shared with the camera interface, PWM0, Keypad, and I2C port 1; on the i.MX27 SOM-LV, the ATA interface is shared with the Ethernet MAC interface to the PHY and the PCMCIA control signals. This sharing makes these interfaces mutually exclusive on the SOMs. See Table 6.4 below for the ATA interface common pins on the SOMs.

Table 6.4: SOM-LV ATA Interface

	SOM-LV	i.MX3	1 SOM-LV		i.MX27 Sc	OM-LV	
ATA Signal	J1/J2 Pin	SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage
	i.MX31S: J2.54, J2.80						
Reference Voltage	i.MX27S: J1.183, J2.96,	VMMC2 (LDO) /			SW2BOUT (REG) /		
Reg / Domain	J2.122	NVCC3	NVCC3	2.8	DVDD_1.8V	NVDD5	1.8
ATA_RESET	J2.59	ATA_RESET	ATA_RESET_B	2.8	uP_PCC_RESET/ATA_nRESET	ATA_RESET_B	1.8
ATA_DIOR	J2.65	CSI_D2	ATA_DIOR	2.8	uP_PCC_CD1/ATA_DIOR	ATA_DIOR	1.8
ATA_DIOW	J2.63	CSI_D3	ATA_DIOW	2.8	uP_PCC_CD2/ATA_DIOW	ATA_DIOW	1.8
ATA_CS1	J2.67	CSI_D1	ATA_CS1	2.8	uP_PCC_nWAIT/ATA_CS1	ATA_CS1	1.8
ATA_CS0	J2.69	CSI_D0	ATA_CS0	2.8	uP_PCC_RDYA/ATA_CS0	ATA_CS0	1.8
ATA_DMACK	J2.61	ATA_DMACK	ATA_DMACK	2.8	uP_PCC_BVD2_DMACK	ATA_DMACK	1.8
ATA_IORDY	J2.57	PWM0	ATA_IORDY	2.8	uP_PCC_RESET/ATA_nRESET	ATA_IORDY	1.8
	i.MX31: J2.122						
Reference Voltage	i.MX27S: J1.183, J2.96,	VRF1 (REG) /					
Reg / Domain	J2.122	2.7V_NVCC6/NVCC9	NVCC6	2.7	same as above	NVDD5	1.8
ATA_DA2	J2.93	PCC_PCMCIA_nEN ²	ATA_DA2	2.7	PC_PWRON/ATA_DA2	ATA_DA2	1.8
ATA_DA1	J2.95	KEY_COL6	ATA_DA1	2.7	uP_PCC_VS1/ATA_DA1	ATA_DA1	1.8
ATA_DA0	J2.97	KEY_COL5	ATA_DA0	2.7	uP_PCC_VS2/ATA_DA0	ATA_DA0	1.8
ATA_DMARQ	J2.99	KEY_COL4	ATA_DMARQ	2.7	uP_PCC_BVD1/ATA_DMARQ	ATA_DMARQ	1.8
ATA INTRQ	J2.113	KEY ROW6	ATA INTRQ	2.7	uP PCC nIOIS16/ATA INTRQ	ATA INTRQ	1.8
ATA_BUFFER_DIR ¹	J2.109	KEY ROW7	ATA BUF EN	2.7	uP_PC_POE/ATA_BUFFER_EN	ATA_BUFFER_EN	1.8
	i.MX31S: J1.144, J2.173	_					
Reference Voltage	i.MX27S: J1.183, J2.96,	VCAM (REG) /					
Reg / Domain	J2.122	NVCC4	NVCC4	2.8	same as above	NVDD6	1.8
ATA_DATA0	J2.55	CSI_D6	ATA_D0	2.8	uP_ATA_D0	ATA_D0	1.8
ATA DATA1	J2.53	CSI_D7	ATA D1	2.8	uP ATA D1	ATA D1	1.8
ATA DATA2	J2.49	CSI D8	ATA_D2	2.8	uP_ATA_D2	ATA_D2	1.8
ATA DATA3	J2.47	CSI D9	ATA D3	2.8	uP ATA D3	ATA D3	1.8
ATA DATA4	J2.45	CSI D10	ATA D4	2.8	uP ATA D4	ATA D4	1.8
ATA DATA5	J2.43	CSI D11	ATA D5	2.8	uP ATA D5	ATA D5	1.8
ATA_DATA6	J2.41	CSI_D12	ATA_D6	2.8	uP_ATA_D6	ATA_D6	1.8
ATA DATA7	J2.39	CSI D13	ATA D7	2.8	uP_ATA_D7	ATA D7	1.8
ATA DATA8	J2.37	CSI D14	ATA D8	2.8	uP ATA D8	ATA_D8	1.8
ATA_DATA9	J2.35	CSI D15	ATA D9	2.8	uP_ATA_D9	ATA D9	1.8
ATA DATA10	J2.33	CSI MCLK	ATA D10	2.8	uP ATA D10	ATA D10	1.8
ATA DATA11	J2.29	CSI VSYNC	ATA D11	2.8	uP ATA D11	ATA D11	1.8
ATA_DATA12	J2.27	CSI_HSYNC	ATA_D12	2.8	uP_ATA_D12	ATA_D12	1.8
ATA DATA13	J2.25	CSI PCLK	ATA D13	2.8	uP ATA D13	ATA D13	1.8
ATA DATA14	J2.23	I2C1 CLK	ATA D14	28	uP ATA D14	ATA D14	1.8
ATA DATA15	J2.21	I2C1 DATA	ATA D15		uP_ATA_D15	ATA D15	1.8

^{1.} An optional 74xxx245 bus transceiver can be placed between the host side of the data bus and the device side of the data bus. If the transceiver is used, its enable should be tied low (always enable) and its direction pin should be tied to ATA_BUFFER_EN in such a way that it drives from host to device when ATA_BUFFER_EN is high and drives from device to host when ATA_BUFFER_EN is low.

^{2.} ATA and PCMCIA/CF cannot co-exist.

6.3 Removable Media Interfaces

Three removable media interface types exist for each SOM-LV: PCMCIA/CF, MMC/SD, and SIM. The following sections will cover these interfaces in more detail.

6.3.1 PCMCIA/CF Card Interface

The i.MX31 and i.MX27 SOM-LVs bring all the PCMCIA/CF control signals down to the baseboard and support I/O, memory, and attribute accesses to PCMCIA and CompactFlash cards. Both SOMs can support simultaneous use of PCMCIA and CompactFlash cards, as long as only one card requires access to memory-only space.

The OMAP35x SOM-LV only supports memory-only accesses to a single PCMCIA or CompactFlash card.

The host controller for the i.MX31 and i.MX27 supports the following specifications:

- PCMCIA
 - □ Support for PCMCIA Rel 2.1
 - □ CompactFlash
 - □ PC Card
 - □ TrueID Mode

Below is a table that shows the routing of the signals required depending on the desired card and the desired access of the target card being used.

Table 6.5: SOM-LV PCMCIA/CompactFlash Card Interface

CF Signals	SOM-LV J1/J2 Pin 31S: J2.54, J2.80 IX27S: J1.110 OMAPS: :110,144,152 / I2:54,96,122 J2.36 J2.26 J2.24 J2.34 J2.16 J2.46	(I/O & Memory) i.MX Only	(Memory Only) i.MX Only	(Memory Only) OMAP35x	SOM LV Sign of								
I.MX31S: J i.MX31S: J i.MX27S OM J1:110,	31S: J2.54, J2.80 IX27S: J1.110 OMAPS: :110,144,152 / I2:54,96,122 J2.36 J2.26 J2.24 J2.34 J2.16	i.MX Only	i.MX Only	OMAP35x	COM LV Cincol								
I.MX27S	MX27S: J1.110 OMAPS: :110,144,152 / J2:54,96,122 J2:36 J2:26 J2:24 J2:34 J2:16				SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage
I.MX27S	MX27S: J1.110 OMAPS: :110,144,152 / J2:54,96,122 J2:36 J2:26 J2:24 J2:34 J2:16												
Reference Voltage Reg / Domain Reg / Domain J2:54, PCC_nDRV_nEN J2:92, PCC_CD1 J2 PCC_CD2 J2 PCC_RESET J2 READY INIOIS16 J2 BVD1 J2 BVD2 VS1 VS2 INWAIT J2 REference Voltage Reg / Domain J2:54, NOE J2:54, NOE J2:54, NOE J2:54, NOE J2:54, NOE J2:54, NOE J3:54, NOE J	OMAPS: :110,144,152 / J2:54,96,122 J2:36 J2:26 J2:24 J2:34 J2:16												
Reference Voltage J1:110, Reg / Domain J2:54, PCC_nDRV_nEN J2:54, PCC_nDRV_nEN J2:54, PCC_nDRV_nEN J2:54, PCC_nDRV_nEN J2:54, PCC_nDRV_nEN J2:10, PCC_nDRV_nEN J2:11, PCC_nDRV_nEN	:110,144,152 / J2:54,96,122 J2:36 J2:26 J2:24 J2:34 J2:16												
Reg / Domain J2:54, PCC_nDRV_nEN J2 uP_PCC_CD1 J2 uP_PCC_CD2 J2 PCC_RESET J2 READY J2 nIOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 nWAIT J2 Reference Voltage J1:110,4 Reg / Domain J2:54,0 nOE J2 nWE J2 REG J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1	J2:54,96,122 J2:36 J2:26 J2:24 J2:34 J2:16												
PCC_nDRV_nEN	J2.36 J2.26 J2.24 J2.34 J2.16				VMMC2 (LDO) /			SW2AOUT (REG) /			VIO.SW (REG) /	vdds	
UP_PCC_CD1 J2 UP_PCC_CD2 J2 PCC_RESET J2 READY J2 IOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 NWAIT J2 Reference Voltage J1:110,* Reg / Domain J2:54,* NOE J2 NWE J2 REG J2 NIORD J2 NIOWD J2 NCE1 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A5 J1 <tr< td=""><td>J2.26 J2.24 J2.34 J2.16</td><td>-</td><td>-</td><td>-</td><td>NVCC3</td><td>NVCC3</td><td>2.8</td><td>1.8V_DDR</td><td>NVDD5</td><td>1.8</td><td>VIO_1V8</td><td>vdds_mem</td><td>1.8</td></tr<>	J2.26 J2.24 J2.34 J2.16	-	-	-	NVCC3	NVCC3	2.8	1.8V_DDR	NVDD5	1.8	VIO_1V8	vdds_mem	1.8
uP_PCC_CD2 J2 PCC_RESET J2 READY J2 nIOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 nWAIT J2 Reference Voltage J1:110,* Reg / Domain J2:54,* nOE J2 nWE J2 REG J2 nIORD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1 A1 J1	J2.24 J2.34 J2.16	Yes	-	Yes	uP_PC_POE	PC_POE	2.8	uP_PC_POE	PC_POE	1.8	uP_nCS3	GPMC_nCS3	1.8
PCC_RESET J2 READY J2 READY J2 RIOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 RWAIT J2 Reference Voltage Reg / Domain J2:54, ROE J2:54, ROE J2 RIORD J2:54, ROE J2 RIORD J2 RIORD J2 RIORD J2 RIORD J2 RIORD J2 ROE1 J2 ROE2 J2 ROE2 J2 ROE3 J2 ROE3 J2 ROE3 J2 ROE3 J2 ROE3 J2 ROE4 J3 ROE5 J2 ROE5	J2.34 J2.16	Yes	-	Yes	uP_PCC_CD1	PC_CD1_B	2.8	uP_PCC_CD1	PC_CD1_B	1.8	uP_PCC_CD1	GPIO_154	1.8
READY J2 nIOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 nWAIT J2 nWAIT J2 Reference Voltage Reg / Domain J2:54, nOE J2:4, nOE J2:4 nIORD J2:10, nIORD J2:1	J2.16	Yes	-	Yes	uP_PCC_CD2	PC_CD2_B	2.8	uP_PCC_CD2	PC_CD2_B	1.8	uP_PCC_CD1	GPIO_154	1.8
nIOIS16 J2 BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 NWAIT J2 i.MX315 i.MX275 OM. Reference Voltage Reg / Domain J2:54, NOE J2 NWE J2 REG J2 NIORD J2 NIOWD J2 NCE1 J2 NCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1		Yes	Yes	Yes	uP_PCC_RESET	PC_RST	2.8	uP_PCC_RESET	PC_RST	1.8	uP_PCC_RESET	GPIO_6	1.8
BVD1 J2 BVD2 J2 VS1 J2 VS2 J2 NWAIT J2 Reference Voltage Reg / Domain J2:54, nOE J2 NIORD J2 NIORD J2 NIORD J2 NIOWD J2 NIOWD J2 NCE1 J2 NCE2 J2 A0 J1 A1 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A16 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A16 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.46	Yes	-	-	uP_PCC_RDYA	PC_READY	2.8	uP_PCC_RDYA	PC_READY	1.8	-	-	1.8
BVD2 J2 VS1 J2 VS2 J2 NWAIT J2 I.MX3118 Reference Voltage Reg / Domain J2:54, nOE J2 nIORD J2 nIORD J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A10 J1 A11 J1 A11 J1 A12 J1 A14 J1 A15 J1 A16 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A14 J1 A15 J1 A16 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1		Yes	-	-	uP_PCC_nIOIS16	IOIS16	2.8	uP_PCC_nIOIS16	IOIS16	1.8	-	-	1.8
VS1 J2 VS2 J2 nWAIT J2 I.MX315 I.MX275 OM Reference Voltage Reg / Domain J2:54, nOE J2 nWE J2 REG J2 nIORD J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A10 J1 A10 J1 A10 J1 A10 J1 A10 J1 A11 J1 A10 J1 A10 J1 A11 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A16 J1 A17 J1 A8 J1 A9 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A16 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.22	Yes	-	-	uP_PCC_BVD1	PC_BVD1	2.8	uP_PCC_BVD1	PC_BVD1	1.8	-	-	1.8
VS2 J2 nWAIT J2 nWAIT J2 i.MX31S i.MX27S OM. Reference Voltage Reg / Domain J2:54, nOE J2:54, nOE J2 nIORD J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.20	Yes	-	-	uP_PCC_BVD2	PC_BVD	2.8	uP_PCC_BVD2	PC_BVD2	1.8	-	-	1.8
nWAIT J2 i.MX318 i.MX278 OM, I.MX278 Reg / Domain J2:54, nOE J2:54, nOE J2 nWE J2 REG J2 nIORD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.28	Yes	-	-	uP_PCC_VS1	PC_VS1	2.8	uP_PCC_VS1	PC_VS1	1.8	-	-	1.8
i.MX315 i.MX275 OM. Reference Voltage Reg / Domain J2:54, nOE J2 REG J2 REG J2 nIORD J2 nCE1 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A1 J1 A9 J1 A1 J1 J1 A1 J1 J1 A1 J1	J2.30	Yes	-	-	uP_PCC_VS2	PC_VS2	2.8	uP_PCC_VS2	PC_VS2	1.8	-	-	1.8
I.MX27S OM/ Reference Voltage J1:110,	J2.18	Yes	Yes ¹	Yes	uP_PCC_nWAIT	PC_WAIT	2.8	uP_PCC_nWAIT	PC_WAIT_B	1.8	uP_PCC_nWAIT	GPMC_WAIT2	1.8
I.MX278	1X31S: J1.110												
Reference Voltage Reg / Domain Reg / Domain Reg / Domain J2:54, DOE J2:54, DO	1X27S: J1.110												
Reg / Domain J2:54, nOE J2 nWE J2 REG J2 nIORD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	OMAPS:												
Reg / Domain J2:54, nOE J2 nWE J2 REG J2 nIORD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	:110,144,152 /				SW2AOUT (BUCK) /	NVCC2			NVDD4				
nWE J2 REG J2 nIORD J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2:54,96,122	-	-	-	1.8V DDR `	NVCC22	1.8	same as above	NVDD2	1.8	same as above	vdds mem	1.8
REG J2 nIORD J2 nIOWD J2 nCE1 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1 A15 J1 A17 J1 A18 J1 A19 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.14	Yes	-	Yes	uP nLBA	LBA	1.8	uP nLBA	LBA B	1.8	uP nOE	GPMC nOE	1.8
REG J2 nIORD J2 nIOWD J2 nCE1 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A11 J1 A11 J1 A12 J1 A14 J1 A15 J1 A10 J1 A11 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.40	Yes	-	Yes	uP RnW	RW	1.8	uP RnW	RW B	1.8	uP nWE	GPMC nWE	1.8
nIORD J2 nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.44	Yes	-	-	uP nEB0	EB0	1.8	uP nEB0	EB0 B	1.8	-	-	1.8
nIOWD J2 nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.42	Yes	-	-	uP nEB1	EB1	1.8	uP nEB1	EB1 B	1.8	-	-	1.8
nCE1 J2 nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.38	Yes	-	-	uP nOE	OE	1.8	uP nOE	OE B	1.8	-	-	1.8
nCE2 J2 A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.48	Yes	-	Yes	uP MSDBA1	SDBA1	1.8	uP MSDBA1	CE1	1.8	uP nCS3	GPMC nCS3	1.8
A0 J1 A1 J1 A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J2.50	Yes	-	Yes	uP MSDBA0	SDBA0	1.8	uP MSDBA0	CE0	1.8	uP nCS3	GPMC nCS3	1.8
A2 J1 A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.55	Yes	Yes	Yes	uP MA0	A0	1.8	uP MA0	A0	1.8	uP LA1	GPMC D0	1.8
A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.57	Yes	Yes	Yes	uP MA1	A1	1.8	uP MA1	A1	1.8	uP LA2	GPMC D1	1.8
A3 J1 A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.59	Yes	Yes	Yes	uP MA2	A2	1.8	uP MA2	A2	1.8	uP LA3	GPMC D2	1.8
A4 J1 A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.61	Yes	Yes	Yes	uP MA3	A3	1.8	uP MA3	A3	1.8	uP LA4	GPMC D3	1.8
A5 J1 A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.63	Yes	Yes	Yes	uP MA4	A4	1.8	uP MA4	A4	1.8	uP LA5	GPMC D4	1.8
A6 J1 A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.65	Yes	Yes	Yes	uP MA5	A5	1.8	uP MA5	A5	1.8	uP LA6	GPMC D5	1.8
A7 J1 A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.67	Yes	Yes	Yes	uP MA6	A6	1.8	uP MA6	A6	1.8	uP LA7	GPMC D6	1.8
A8 J1 A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.69	Yes	Yes	Yes	uP MA7	A7	1.8	uP MA7	A7	1.8	uP LA8	GPMC D8	1.8
A9 J1 A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.73	Yes	Yes	Yes	uP MA8	A8	1.8	uP MA8	A8	1.8	uP LA9	GPMC D8	1.8
A10 J1 A11 J1 A12 J1 A13 J1 A14 J1	J1.75	Yes	Yes	Yes	uP MA9	A9	1.8	uP MA9	A9	1.8	uP LA10	GPMC D9	1.8
A11 J1 A12 J1 A13 J1 A14 J1	J1.77	Yes	Yes	Yes	uP MA10	A10	1.8	uP MA10	A10	1.8	uP LA11	GPMC D10	1.8
A12 J1 A13 J1 A14 J1	J1.79	PCMCIA only	PCMCIA only	PCMCIA only	uP MA11	A11	1.8	uP MA11	A11	1.8	uP LA12	GPMC D11	1.8
A13 J1 A14 J1	J1.81	PCMCIA only	PCMCIA only	PCMCIA only	uP MA12	A12	1.8	uP MA12	A12	1.8	uP LA13	GPMC D12	1.8
A14 J1	J1.83	PCMCIA only	PCMCIA only	PCMCIA only	uP A13	A13	1.8	uP A13	A13	1.8	uP LA14	GPMC D13	1.8
	J1.85	PCMCIA only	PCMCIA only	PCMCIA only	uP A14	A14	1.8	uP A14	A14	1.8	uP LA15	GPMC D14	1.8
A15 J1	J1.87	PCMCIA only	PCMCIA only	PCMCIA only	uP A15	A15	1.8	uP A15	A15	1.8	uP LA16	GPMC D15	1.8
	J1.89	PCMCIA only	PCMCIA only	PCMCIA only	uP A16	A16	1.8	uP A16	A16	1.8	uP A1	GPMC A1	1.8
		PCMCIA only	PCMCIA only	PCMCIA only	uP A17	A17	1.8	uP A17	A17	1.8	uP A2	GPMC A2	1.8
	J1.93	PCMCIA only	PCMCIA only	PCMCIA only	uP A18	A18	1.8	uP A18	A18	1.8	uP A3	GPMC A3	1.8
	J1.93 J1.95	PCMCIA only	PCMCIA only	PCMCIA only	uP A19	A19	1.8	uP A19	A19	1.8	uP A4	GPMC A4	1.8
	J1.95	PCMCIA only	PCMCIA only	PCMCIA only	uP A20	A20	1.8	uP A20	A20	1.8	uP A5	GPMC A5	1.8
·	J1.95 J1.97	PCMCIA only	PCMCIA only	PCMCIA only	uP A21	A21	1.8	uP A21	A21	1.8	uP A6	GPMC A6	1.8
	J1.95 J1.97 J1.99	PCMCIA only	PCMCIA only	PCMCIA only	uP A22	A22	1.8	uP A22	A22	1.8	uP A7	GPMC A7	1.8
A23 J1.	J1.95 J1.97	PCMCIA only	PCMCIA only	PCMCIA only	uP A23	A23	1.8	uP A23	A23	1.8	uP A8	GPMC_A7	1.8

Table 6.5: SOM-LV PCMCIA/CompactFlash Card Interface (continued)

	SOM-LV	(I/O & Memory)	(Memory Only)	(Memory Only)	i.MX31 SOM-LV			i.MX	27 SOM-LV		OMAP	35x SOM-LV	
CF Signals	J1/J2 Pin	i.MX Only	i.MX Only	OMAP35x	SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage
	i.MX31S: J1.110												
	i.MX27S: J2.96, J2.122												
	OMAPS:												
Reference Voltage	J1:110,144,152 /							SW2BOUT (REG) /	NVDD4				
Reg / Domain	J2:54,96,122	-	-	-	same as above	NVCC2	1.8	DVDD_1.8V	NVDD2	1.8	-	-	1.8
CF_nOE	J1.118	-	Yes	-	uP_nOE	OE	1.8	uP_nOE	OE_B	1.8	-	-	1.8
CF_nWE	J1.116	-	Yes	-	uP_nEB0	EB0	1.8	uP_nEB0	EB0_B	1.8	-	-	1.8
CF_nCE connects to													
CE1 and CE2	J1.114	-	Yes	-	SLOW_nCS	CS5	1.8	SLOW_nCS	uP_nCS5 & A23	1.8	-	-	1.8
nCHRDY	J1.120	-	Yes ¹³	_	nCHRDY	ECB ²	1.8 4	nCHRDY	ECB B ²	1.8	-	-	-
								-	_				
	i.MX31S: -												
	i.MX27S: J2.96, J2.122												
	OMAPS:												
Reference Voltage	J1:110,144,152 /				SW2BOUT (BUCK) /								
Reg / Domain	J2:54,96,122	-	_	-	1.8V NVCC10	NVCC10	1.8	same as above	NVDD1	1.8	same as above	vdds mem	1.8
uP D0	J1.40	Yes	Yes	Yes	uP D0	D0	1.8	uP D0	D0	1.8	uP D0	GPMC D0	1.8
uP D1	J1.42	Yes	Yes	Yes	uP D1	D1	1.8	uP D1	D1	1.8	uP D1	GPMC D1	1.8
uP D2	J1.44	Yes	Yes	Yes	uP D2	D2	1.8	uP D2	D2	1.8	uP D2	GPMC D2	1.8
uP D3	J1.46	Yes	Yes	Yes	uP D3	D3	1.8	uP D3	D3	1.8	uP D3	GPMC D3	1.8
uP D4	J1.48	Yes	Yes	Yes	uP D4	D4	1.8	uP D4	D4	1.8	uP D4	GPMC D4	1.8
uP D5	J1.50	Yes	Yes	Yes	uP D5	D5	1.8	uP D5	D5	1.8	uP_D5	GPMC D5	1.8
uP D6	J1.54	Yes	Yes	Yes	uP D6	D6	1.8	uP D6	D6	1.8	uP D6	GPMC D6	1.8
uP D7	J1.56	Yes	Yes	Yes	uP D7	D7	1.8	uP D7	D7	1.8	uP D7	GPMC D7	1.8
uP D8	J1.58	Yes	Yes	Yes	uP D8	D8	1.8	uP D8	D8	1.8	uP D8	GPMC D8	1.8
uP D9	J1.60	Yes	Yes	Yes	uP D9	D9	1.8	uP D9	D9	1.8	uP D9	GPMC D9	1.8
uP D10	J1.62	Yes	Yes	Yes	uP D10	D10	1.8	uP D10	D10	1.8	uP D10	GPMC D10	1.8
uP D11	J1.64	Yes	Yes	Yes	uP D11	D11	1.8	uP D11	D11	1.8	uP D11	GPMC D11	1.8
uP D12	J1.66	Yes	Yes	Yes	uP D12	D12	1.8	uP D12	D12	1.8	uP D12	GPMC D12	1.8
uP D13	J1.68	Yes	Yes	Yes	uP D13	D13	1.8	uP D13	D13	1.8	uP D13	GPMC D13	1.8
uP D14	J1.70	Yes	Yes	Yes	uP D14	D14	1.8	uP D14	D14	1.8	uP D14	GPMC D14	1.8
uP D15	J1.74	Yes	Yes	Yes	uP D15	D15	1.8	uP D15	D15	1.8	uP D15	GPMC D15	1.8
BUFF DIR DATA	J1.123	Yes	Yes	Yes	BUFF DIR DATA	-	1.8	BUFF DIR DATA	-	1.8	BUFF DIR DATA	GPMC IODIR	1.8
Reference Voltage					VMMC2 (LDO) /							vdds	
Reg / Domain		-	-	-	NVCC3	NVCC3	2.8	same as above	NVDD5	1.8	same as above	vdds_mem	1.8
PC PWRON	J2.213	Optional	Optional	_	PC PWRON	PC PWRON	2.8	PC PWRON	PC PWRON	1.8	different function ⁷	GPIO 174	1.8
_					_				_			_	
	i.MX31: J2.122												
Reference Voltage	i.MX27S: J2.96, J2.122				VRF1 (REG) /						VDDS SIM (LDO) /		
Reg / Domain	OMAPS: J2.138	-	-	-	2.7V NVCC6/NVCC9	NVCC6	2.7	same as above	NVDD10	1.8	VSIM	vdds sim	1.8
PCC PCMCIA nEN	J2.15	Yes	Yes	Yes	PCC PCMCIA nEN	MCU2 25	2.7	PCC PCMCIA nEN	PC17	1.8	SIM0 VEN	GPIO 128	1.8
	i.MX31: J1.183												
Reference Voltage	i.MX27S: J2.96, J2.122				VIOLO (Reg) /								
Reg / Domain	OMAPS: J2.138	-	-	-	1.8V_NVCC7	NVCC7	1.8	same as above	NVDD10	1.8	same as above	vdds sim	1.8
PCC POWER nEN	J2.13	Yes	Yes	Yes	PCC POWER nEN	MCU3 24	1.8	PCC POWER nEN	PC16	1.8	SIM0 VEN	GPIO 128	1.8
PCC POWER nEN	J2.152	Yes	Yes	Yes	PCC POWER nEN	MCU3 24	1.8	PCC POWER nEN	PC16	1.8	different function ⁵		1.86

- 1. Either use nCHRDY or nWAIT signal to extend bus cycle to memory mode CompactFlash cards.
- 2. The on board mosfets allows for compact flash cards that have push/pull outputs on the nCHRDY pins to maintain open drain assertion of the nWAIT signal.
- 3. The baseboard should provide a pull-up on hte nCHRDY to the voltage of the CF Card being used.
- 4. While the signal into the i.MX31 is on the 1.8V_NVCC10, the nCHRDY signal is pulled up to 3.3V on the module.
- 5. OMAP35x/PCC_POWER_nEN Signal function is uP_GPIO_2
- 6. OMAP35x/PCC_POWER_nEN Power reference is VIO_1V8
- 7. OMAP35x (J2.213) Signal function is either GPIO_174 or MCSPI1_SIMO

6.3.2 MMC/SD Card Interface

All three SOM-LVs support 1- or 4-bit transfer modes for MMC, SD, and SDIO cards on each of the available MMC/SD/SDIO interfaces. In addition, the OMAP35x SOM-LV supports 8-bit transfer modes for MMC cards on each of the available MMC/SD/SDIO interfaces.

The i.MX SOM-LV modules each have two MMC/SD card controllers, while the OMAP35x SOM-LV module has three MMC/SD card controllers. Each controller only has one interface; this means the i.MX SOM-LVs only have the primary and secondary interfaces available, while the OMAP35x SOM-LV has all three interfaces available.

Voltages shown in the tables below indicate the capabilities of each SOM-LV. Please refer to the specific *MMC/SD-Memory Card Specification* for target interface voltages required within your specific design.

The OMAP35x host controller supports the following specifications:

- Full compliance with MMC command/response sets as defined in the *Multimedia Card*System Specification v4.2, including high-capacity (size greater than 2 GB) cards HC MMC.
- Full compliance with SD command/response sets as defined in the SD Memory Card Specification v2.0, including high-capacity (size greater than 2 GB) cards HC MMC.
- Full compliance with SDIO command/response sets and interrupt/read-wait mode as defined in the SDIO Simplified Specification v1.10.
- Compliance with sets as defined in the SD Host Controller Simplified Specification v1.00
- Full compliance with MMC bus testing procedure as defined in the *Multimedia Card System Specification v4.2*
- Full compliance with CE-ATA command/response sets as defined in the CE-ATA Standard Specification
- Full compliance with ATA on MMC Specification

The i.MX31 and i.MX27 host controllers supports the following specifications:

- Full compatibility with the Multimedia Card System Specification v3.2
- Compatibility with the SD Memory Card Specification v1.01 and SDIO Simplified Specification v1.10 with ¼ channel(s)

6.3.2.1 Primary MMC/SD Card Interface

The primary MMC/SD card interface for the i.MX31, i.MX27, and OMAP35x SOM-LVs is on the following pins: J2.82, J2.84, J2.86, J2.88, J2.90, and J2.94. On the i.MX31 SOM-LV, these pins are routed to the SD1 port; on the i.MX27 SOM-LV, these pins are routed to the SD2 port; on the OMAP35x SOM-LV these pins are routed to MMC/SD/SDIO1 host controller interface.

The OMAP35x SOM-LV has an additional four signals available for supporting 8-bit MMC cards, which are on the following pins: J2.132, J2.128, J2.124, and J2.136. See Table 6.6 below for details.

Table 6.6: SOM-LV Primary MMC/SD Card Interface

	SOM-LV	i.MX31	SOM-LV	i.MX27	SOM-LV	OMAP35x S	SOM-LV
MMC/SD Signal	J1/J2 Pin	uP Signal	Voltage	uP Signal	Voltage	uP Signal	Voltage
Reference Voltage Reg / Domain	J2.80	VMMC2 (LDO) / NVCC3	2.8 (Variable ¹)	VMMC2 (LDO) / VMMC2		MMC1.OUT (LDO) / VMMC1	3.0 (Variable ³)
MMC/SD_CLK	J2.94	SD1_CLK	2.8 (Variable ¹)	SD2_CLK	1.8 (Variable ²)	MMC1_CLK	3.0 (Variable ³)
MMC/SD_CMD	J2.90	SD1_CMD	2.8 (Variable ¹)	SD2_CMD	1.8 (Variable ²)	MMC1_CMD	3.0 (Variable ³)
MMC/SD_DATA0	J2.88	SD1_DATA0	2.8 (Variable ¹)	SD2_DATA0	1.8 (Variable ²)	MMC1_DAT0	3.0 (Variable ³)
MMC/SD_DATA1	J2.86	SD1_DATA1	2.8 (Variable ¹)	SD2_DATA1	1.8 (Variable ²)	MMC1_DAT1	3.0 (Variable ³)
MMC/SD_DATA2	J2.84	SD1_DATA2	2.8 (Variable ¹)	SD2_DATA2	1.8 (Variable ²)	MMC1_DAT2	3.0 (Variable ³)
MMC/SD_DATA3	J2.82	SD1_DATA3	2.8 (Variable ¹)	SD2_DATA3	1.8 (Variable ²)	MMC1_DAT3	3.0 (Variable ³)
Reference Voltage Reg / Domain	J2.138					VSIM.OUT (LDO) / VSIM	1.8
MMC_DATA4	J2.132	-	-	-	-	MMC1_DAT4	1.8
MMC_DATA5	J2.128	-	-	-	-	MMC1_DAT5	1.8
MMC_DATA6	J2.124	-	-	-	-	MMC1_DAT6	1.8
MMC_DATA7	J2.136	_	1	-	-	MMC1_DAT7	1.8

- 1. VMMC2 LDO on the i.MX31 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8/2.9/3.0) and meet NVCC3 specification. Not all voltages may meet the physical layer specifications of the card interface. NVCC3 is the reference voltage for various other IO signal. Special care must be taken if the VMMC2 LDO voltage is changed.
- 2. VMMC2 LDO on the i.MX27 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8) and meet NVCC15 specification. Not all voltages may meet the physical layer specifications of the card interface.
- 3. MMC1.OUT LDO on the OMAP35x SOM-LV can be programmed to any of the following voltages (1.85: 1.8V mode) and (2.85, 3.00, 3.15: 3V mode) and meet vdds mmc1 specification.

6.3.2.2 Secondary MMC/SD Card Interface

A secondary MMC/SD card interface is routed to the baseboard on all three SOM-LV modules; however, the ports are on different pins because of pin-muxing on the i.MX31, i.MX27, and OMAP35x processors. Table 6.7 below describes how the second SD card interface is routed off each respective SOM-LV module.

Note: This secondary port is SD2 on the i.MX31 SOM-LV, SD1 on the i.MX27 SOM-LV, and the MMC/SD/SDIO2 host controller interface on the OMAP35x SOM-LV.

Table 6.7: SOM-LV Secondary MMC/SD Card Interface

	i.N	IX31 SOM-L	_V	i.N	IX27 SOM-I	LV	OMAP	35x SOM-LV	
MMC/SD Signal	uP Signal	J1/J2 Pin	Voltage	uP Signal	J1/J2 Pin	Voltage	uP Signal	J1/J2 Pin	Voltage
Reference Voltage Reg / Domain	VMMC2 (LDO) / NVCC3	J2.80	2.8 (Variable ¹)	VMMC1(LDO) / VMMC1	J2.138	1.8 (Variable ²)	VIO.SW (REG) / VIO_1V8 ³	J1:110,144,152 / J2:54,96,122	1.8
MMC/SD_CLK	SD2_CLK	J2.24	2.8 (Variable ¹)	SD1_CLK	J2.136	1.8 (Variable ²)	MMC2_CLK	J1.228	1.8
MMC/SD_CMD	SD2_CMD	J2.26	2.8 (Variable ¹)	SD1_CMD	J2.134	1.8 (Variable ²)	MMC2_CMD	J1.226	1.8
MMC/SD_DATA0	SD2_D0	J2.18	2.8 (Variable ¹)	SD1_DATA0	J2.132	1.8 (Variable ²)	MMC2_DAT0	J1.224	1.8
MMC/SD_DATA1	SD2_D1	J2.16	2.8 (Variable ¹)	SD1_DATA1	J2.128	1.8 (Variable ²)	MMC2_DAT1	J1.218	1.8
MMC/SD_DATA2	SD2_D2	J2.28	2.8 (Variable ¹)	SD1_DATA2	J2.126	1.8 (Variable ²)	MMC2_DAT2	J1.220	1.8
MMC/SD_DATA3	SD2_D3	J2.213	2.8 (Variable ¹)	SD1_DATA3	J2.124	1.8 (Variable ²)	MMC2_DAT3	J1.222	1.8
MMC_DATA4	-	-	-	-	-	-	MMC2_DAT4	J2.203	1.8
MMC_DATA5	-	-	-	-	-	-	MMC2_DAT5	J2.201	1.8
MMC_DATA6	-	-	-	-	-	-	MMC2_DAT6	J2.199	1.8
MMC_DATA7	-	-	-	-	-	-	MMC2_DAT7	J2.197	1.8
				Additional Sigr	nal Options				
MMC_DATA4	-	-	-	-	-	-	MMC2_DATA4	J2.211	1.8
MMC_DATA5	-	-	-	-	-	•	MMC2_DATA5	J2.213	1.8
MMC_DATA6	-	-	-	-	-	-	MMC2_DATA6	J2.191	1.8
MMC_DATA7	-	-	-	-	-	-	MMC2_DATA7	J2.215	1.8
MMC_DIR_DAT0	-	-	-	-	-	-	MMC2_DIR_DAT0 ^{5,6} MMC2_DIR_DAT1 ^{5,7}	J2.203	1.8
MMC_DIR_DAT1	-	-	-	-	-	-		J2.201	1.8
MMC_DIR_DAT2	-	-	-	-	-	-	MMC2_DIR_DAT2 ⁸	J2.34	1.8
MMC_DIR_DAT3	-	-	-	-	-	-	MMC2_DIR_DAT3 9	J1.156	1.8
MMC_DIR_CMD	-	-	-	-	-	-	MMC2_DIR_CMD ⁵	J2.199	1.8

- 1. VMMC2 LDO on the i.MX31 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8/2.9/3.0) and meet NVCC3 specification. Not all voltages may meet the physical layer specifications of the card interface. NVCC3 is the reference voltage for various other IO signal. Special care must be taken if the VMMC2 LDO voltage is changed.
- 2. VMMC1 LDO on the i.MX27 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8/2.9/3.0) and meet the NVDD8 specification. NVDD8 is the reference voltage for various other IO signal. Special care must be taken if the VMMC1 LDO voltage is changed.
- 3. VMMC2 on J1.231 is not the reference voltage for MMC2. VMMC2 is an extra LDO output from TPS65950 available to the user.
- 4. The MMC/SD/SDIO2 host controller interface can support 3V with signals from a 4-bit external transceiver using the MMC_DIR_CMD and MMC_DIR_DAT signals.
- 5. Signals are shared with the 802.11 wireless interface. The 802.11 wireless chipset must be removed to use the MMC2 SDIO/MMC transceiver control signals.
- 6. MMC2 DIR DAT0 is the direction control for mmc2 dat0 signal when an external transceiver is used (high when transmit and low when receive).
- 7. MMC2_DIR_DAT1 is the direction control for mmc2_dat1 and mmc2_dat3 signal when an external transceiver is used (high when transmit and low when receive).
- 8. MMC2_DIR_DAT2 is the direction control for mmc2_dat2 signal when an external transceiver is used (high when transmit and low when receive).
- 9. MMC2_DIR_DAT3 is the direction control for mmc2_dat[7:4] signal when an external transceiver is used (high when transmit and low when receive).

6.3.2.3 Third MMC/SD Card Interface

The third MMC/SD card interface is only routed to the baseboard on the OMAP35x SOM-LV. The MMC3 signals are muxed with high-speed USB signals used on the ETM adapter board (connects at reference designator J5). The ETM adapter board must remain unconnected when using the third MMC/SD card interface on the OMAP35x SOM-LV. See Table 6.8 below for details.

Table 6.8: SOM-LV Third MMC/SD Card Interface

	SOM-LV	i.MX31 S	OM-LV	i.MX27 S	OM-LV	OMAP35x S	OM-LV
MMC/SD Signal	J1/J2 Pin	uP Signal	Voltage	uP Signal	Voltage	uP Signal	Voltage
	J1:110,144,152/J					VIO.SW (REG) /	
Reference Voltage	2:54,96,122	-	-	-	-	VIO_1V8	1.8
MMC/SD_CLK	J2.207	1	ı	1	1	MMC3_CLK ¹	1.8
MMC/SD_CMD	J2.205	1	ı	1	1	MMC3_CMD ¹	1.8
MMC/SD_DATA0	J2.203	1	ı	1	1	MMC3_DAT0 ¹	1.8
MMC/SD_DATA1	J2.201	1	1	1	1	MMC3_DAT1 ¹	1.8
MMC/SD_DATA2	J2.199	-	-	-	1	MMC3_DAT2 ¹	1.8
MMC/SD_DATA3	J2.197	-	-	-	-	MMC3_DAT3 ¹	1.8
MMC_DATA4	J2.41	-	-	-	-	MMC3_DAT4	1.8
MMC_DATA5	J2.35	-	-	-	-	MMC3_DAT5	1.8
MMC_DATA6	J2.39	-	-	-	-	MMC3_DAT6	1.8
MMC_DATA7	J2.25	-	-	-	-	MMC3_DAT7	1.8
		Addition	al Signal	Options			
MMC/SD_CLK	J2.37		ı	ı	ı	MMC3_CLK	1.8
MMC/SD_CMD	J2.33	-	-	-	-	MMC3_CMD	1.8
MMC/SD_DATA0	J2.23	-	-	-	-	MMC3_DAT0	1.8
MMC/SD_DATA1	J2.21	-	-	-	-	MMC3_DAT1	1.8
MMC/SD_DATA2	J2.19	-	-	-	-	MMC3_DAT2	1.8
MMC/SD_DATA3	J2.17	-	-	-	-	MMC3_DAT3	1.8

6.3.3 SIM Card Interface

The i.MX31 SOM-LV offers a SIM card interface to the module connector. The i.MX27 and OMAP35x SOM-LVs do not have a SIM card interface.

The i.MX31 SOM-LV SIM interface is muxed with the second SD card interface. See the SD Card section for more details on the muxing options. See Table 6.9 below for voltage details.

Table 6.9: SOM-LV SIM Card Interface

		i.MX31 SOM-L	.V	i.MX27 SO	M-LV	OMAP35x SOI	M-LV
SIM Signal	SOM-LV J1/J2 Pin	i.MX31 signal	Voltage	i.MX27 signal	Voltage	OMAP35x signal	Voltage
Reference Voltage		VRF1 (REG) /					
Reg / Domain	J2.138	2.7V_NVCC6/NVCC9	2.7	-	-	-	-
SIM0_CLK	J2.128	SCLK0	2.7	-	-	=	-
SIM0_IO/TX	J2.132	STX0	2.7	-	-	=	-
SIM0_RX	J2.134	SRX0	2.7	-	-	=	-
SIM0_VEN	J2.124	SVEN0	2.7	-	-	-	-
SIM0_nRESET	J2.136	SRST0	2.7	-	-	=	-
SIM0_nDETECT	J2.126	SIMPD0	2.7	-	-	-	-

6.4 Communication and Control Interfaces

6.4.1 1-Wire

The 1-wire signal is available on J1.221 for all three SOM-LVs; however, the muxing in each processor is different. On the i.MX31 SOM-LV, this signal is routed to the BATT_LINE/MCU2_17

^{1.} MMC3 is shared with the 802.11 wireless interface. The 802.11 wireless chipset must be removed to use the MMC3 SDIO/MMC interface.

pin on the i.MX31 processor; on the i.MX27 SOM-LV, this signal is routed to the RTCK/OWIRE pin on the i.MX27 processor; and on the OMAP35x SOM-LV, this signal is routed to the HDQ_SIO/SYS_ALTCLK/I2C2_SCCBE/I2C3_SCCBE/GPIO_170 pin on the processor.

6.4.2 UART Interfaces

The i.MX31, i.MX27, and OMAP35x SOM-LVs all have three UARTs with hardware flow control. On both i.MX SOM-LVs, UARTA is mapped to UART1, UARTB is mapped to UART2, and UARTC is mapped to UART3. On the OMAP35x SOM-LV UARTA is mapped to UART1, but UARTB is mapped to UART3, and UARTC is mapped to UART2.

The UARTs are powered differently on the SOM-LV modules. On the i.MX31 SOM-LV, all UART interfaces are approximately 2.8V. On the i.MX27 and OMAP35x SOM-LVs, UART interfaces are 1.8V.

All UARTs on both i.MX SOM-LVs are IrDA-compatible (up to 115.2 kbit/s). The OMAP35x SOM-LV can be configured to support IrDA 1.4 SIR (up to 115.2 kbit/s), MIR (up to 1,152 kbit/s), FIR (up to 4,000 kbit/s), or CIR. See Table 6.10 below for details.

i.MX31 SOM-LV i.MX27 SOM-LV SOM-LV OMAP35x SOM-LV **UART Signal** J1/J2 Pin i.MX31 signal Voltage i.MX27 signal Voltage OMAP35x signal Voltage Reference Voltage VRF1 (REG) / SW2BOUT (REG) / VIO.SW (REG) / 2.7V NVCC5/NVCC8 DVDD 1.8V Reg / Domain VIO 1V8 J1.152 2.7 1.8 1.8 Primary UART uP UARTA RX J1.158 RXD1 2.7 RXD1 1.8 UART1 RX 1.8 uP UARTA TX 2.7 J1.160 TXD1 TXD1 1.8 UART1 TX 1.8 CTS1² CTS1² uP UARTA RTS J1.164 2.7 1.8 **UART1 RTS** 1.8 RTS1 RTS1² uP UARTA CTS J1.162 UART1 CTS 2.7 1.8 1.8 uP UARTA DTR J1.156 DTR DTE1 2.7 PC19 GPIO 7 1.8 1.8 uP_UARTA_DSR J1.154 DSR DTE1 2.7 PC18 1.8 **GPIO 159** 1.8 Secondary UART uP UARTB RX J1.132 RXD2 2.7 RXD2 UART3 RX IRRX 1.8 1.8 uP UARTB TX J1.134 TXD2 2.7 TXD2 1.8 UART3_TX_IRTX 1.8 CTS2² CTS2² uP UARTB RTS J1.138 2.7 1.8 UART3_RTS_SD 1.8 RTS22 uP UARTB CTS RTS22 J1.136 2.7 1.8 UART3 CTS RCTX 1.8 OMAPS: J1.152 Reference Voltage i.MX27S: J1.152 VMMC2 (LDO) / Reg / Domain i.MX31S: J2.80 NVCC3 2.8 (Variable¹) same as above 1.8 same as above 1.8 Third UART uP UARTC RX RXD3 RXD3 J1.126 2.8 1.8 UART2 RX 1.8 TXD3 TXD3 uP UARTC TX J1.128 2.8 1.8 UART2 TX 1.8 CTS3² CTS3² uP UARTC RTS J1.124 2.8 1.8 UART2 RTS 1.8 RTS3 RTS3 UART2 CTS uP UARTC CTS J1.122 2.8 1.8 1.8

Table 6.10: SOM-LV UARTA, UARTB, and UARTC Interfaces

^{1.} VMMC2 LDO on the i.MX31 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8/2.9/3.0) and meet NVCC3 specification. Not all voltages may meet the physical layer specifications of the card interface. NVCC3 is the reference voltage for various other IO signal. Special care must be taken if the VMMC2 LDO voltage is changed.

^{2.} CTS and RTS signals were swapped due to the fact that the i.MX processors assume DCE functionality while Logic treats all UART signals as if the SOM-LV will be in a device acting in DTE transfer mode.

6.4.3 I2S/AC97/PCM

All three SOM-LVs route the primary I2S port to the same pins on the J2 connector. The i.MX31 has four SSI ports, but only one (port 4) is pinned out to the module connector (ports 3 and 6 are not available to the module connector due to other required functionality for those signals; port 5 connects to I2S interface port 2 of the Atlas component). The i.MX31 SSI port 4 and i.MX27 SSI port 1 both connect directly to the Atlas component and are pinned out to the SOM-LV J2 connector. On the OMAP35x, the I2S port connects to the TPS65950 power management component with integrated audio codec and is pinned out to the SOM-LV J2 connector.

Both i.MX SOM-LV SSI ports support I2S and AC97 interface protocols, while the OMAP35x SOM-LV supports I2S and PCM interface protocols.

The SOM-LV modules offer alternative connections to external codec devices; however, some of the ports are hidden behind other functions. Details are shown in Table 6.11 below. Contact Logic for assistance in selecting an appropriate audio codec for your application.

Table 6.11: SOM-LV I2S/AC97/PCM Interface

	SOM-LV		i.MX31 SO	M.I V			••••	JOIN-LV IZS/AC.		X27 SOI	M-I V				OMAI	P35x S	OM-L	/ ¹	
Audio Signal	J1/J2 Pin	SOM-LV Signal	i.MX31 Signal		I2S	PCM	Voltage	SOM-LV Signal	i.MX27 signal				Voltage	SOM-LV Signal	OMAP35x signal				Voltage
Reference	i.MX31S: J1.152, J2.96 i.MX27S J1.183, J2.96,		VRF1 (REG) /				romage						romage	OG III ZV OIGHAN		7.007			Tomago
Voltage Reg / Domain	J2.122 OMAPS: J1.110, J1.144		2.7V_NVCC5/NV CC8				2.7		SW2BOUT (REG) / DVDD 1.8V				1.8		VIO.SW (REG) / VIO 1V8				1.8
Reg / Dollialii	OWAF3. 31.110, 31.144	-	1000	-	_	-	2.1	Primary Audio Interf		_	_	-	1.0	-	100_100	-	-	-	1.0
TX	J2.227	uP SRXD4 ³	STXD4	Υ	Υ	1	2.7	uP STXD1 3	SSI1 RXDAT	Υ	Υ	1	1.8	MCBSP2 DX 3	McBSP2 DX	_	Υ	Υ	1.8
RX	J2.225	uP STXD4 3		Y	Y	-	2.7	uP STRX1 3	SSI1_TXDAT	Y	Y	Ë	1.8	MCBSP2 DR ³	McBSP2 DR	<u> </u>	Y	Y	
			SRXD4	_		-		_	_		-	-				-			1.8
FRAME	J2.223	uP_SFS 3	SFS4	Υ	Υ	-	2.7	uP_SFS1 ³	SSI1_FS	Y	Υ	-	1.8	MCBSP2_FSX 3	McBSP2_FSX	-	Υ	Υ	1.8
CLK	J2.221	uP_SCK 3	SCK4	Υ	Υ	-	2.7	uP_SCK1 ³	SSI1_CLK	Υ	Υ	-	1.8	MCBSP2_CLKX ³	McBSP2_CLKX	-	Υ	Υ	1.8
0010 0114	14 400	1	1				<u> </u>	MX27 Synchronous Serial		1 1/			1 40	1	1				
SSI2_CLK	J1.163	-	-	Y	Υ	-	-	LCD_BACKLIGHT_PWR	SSI2_CLK	Y	Υ	-	1.8	-	-	-	-	-	-
SSI2_TXDAT	J1.216	-	-	Υ	Υ	-	-	uP_GPIO_1 ²	SSI2_TXDAT	Υ	Υ	-	1.8	-	-	-	-	-	-
SSI2_RXDAT	J1.218	-	-	Υ	Υ	-	-	uP_GPIO_0 ²	SSI2_RXDAT	Υ	Υ	-	1.8	-	-	-	-	-	-
SSI2_FS	J1.142	-	-	Υ	Υ	-	-	uP_GPIO_3	SSI2_FS	Υ	Υ	-	1.8	-	-	-	-	-	-
							į.	MX27 Synchronous Serial						1					
SSI4_CLK	J1.156	-	-	Υ	Υ	-	-	uP_UARTA_DTR	SSI4_CLK	Y	Υ	-	1.8	-	-	-	-	-	
SSI4_TXDAT	J1.154	-	-	Y	Y	-	-	uP_UART_DSR	SSI4_TXDAT	Y	Y	-	1.8	-	-	-	- 1	-	-
SSI4_RXDAT	J2.15	-	-	Y	Y	-	-	PCC_PCMCIA_nEN	SSI4_RXDAT	Y	Υ	-	1.8	-	-	-	-	-	-
SSI4_FS	J2.13	-	-	Υ	Υ	-	-	PCC_POWER_nEN	SSI4_FS	Υ	Υ	-	1.8	-	-	-	-	-	-
MCDCD4 CLICD	J1.158					1	OMA	P35x Multi-Channal Buffer	ed Serial Port 1	1				uP UARTA RX	IMODODA CLIVD				1.0
MCBSP1_CLKR MCBSP1_CLKR	J2.126	-	-	-	-	_	-	-	-	-	_	<u> </u>	-	SiM0 nDETECT	MCBSP1_CLKR MCBSP1_CLKR	-	Y	Y	1.8
MCBSP1_CLKK	J1.15	-	-	-	<u> </u>	-	-	-	-	-	Ŀ	-	-	nSUSPEND	MCBSP1_CLKX	-	Y	Y	1.8 1.8
MCBSP1_CLRX	J2.232	-	-	-	-	-	-	<u>-</u>	-	1 -	Ë	-	-	BT IRQ	MCBSP1_CLRX	-	T V	Y	1.8
MCBSP1_FSK	J1.17	-	-	-	1	-	-	-	-	T -	-	-		nSTANDBY	MCBSP1_FSK	-	Y	Y	1.8
MCBSP DR	J1.154	-	-	-	H -	-	-	<u>-</u>	-	+-	H	-	-	uP UARTA DSR	McBSP1 DR	-	Y	Y	1.8
MCBSP DX	J1.23	_	_				_	_	_	-	H			USB1 nOC	McBSP1 DX	-	Ÿ	Y	1.8
WODOI _DX	01.20						OMA	P35x Multi-Channal Buffer	ed Serial Port 3					0001_1100	INICEOU I_EX		<u> </u>		1.0
MCBSP3 DX	J1.122		-	-	-	-	-	-	-	I -	-	-	-	uP UARTC CTS	MCBSP3 DX	-	Υ	Υ	1.8
MCBSP3 DX	J2.158	-	-	-	-	-	-	-	-	-	-	-	-	PCM DR	MCBSP3 DX	-	Ÿ	Y	1.8
MCBSP3 DX	J1.23	-	-	-	-	-	-	-	-	-	-	-	-	USB1 nOC	MCBSP3 DX	-	Ÿ	Y	1.8
MCBSP3 DR	J1.124	-	-	-	-	-	-	-	-	-	-	-	-	uP UARTC RTS	MCBSP3 DR	-	Υ	Υ	1.8
MCBSP3 DR	J1.162	-	-	-	-	-	-	-	-	-	-	-	-	PCM DX	MCBSP3 DR	-	Υ	Υ	1.8
MCBSP3_DR	J1.154	-	-	-	-	-	-	-	-	-	-	-	-	uP_UARTA_DSR	MCBSP3_DR	-	Υ	Υ	1.8
MCBSP3_FSX	J1.126	-	-	-	-	-	-	-	-	-	-	-	-	uP_UARTC_RX	MCBSP3_FSX	-	Υ	Υ	1.8
MCBSP3_FSX	J2.160	-	-	-	L-	_	-	-	-	-	Ŀ	-	-	BT_PCM_VFS	MCBSP3_FSX	_	Υ	Υ	1.8
MCBSP3_CLKX	J1.166	-	-	-	-	-	-	-	-	-	-	-	-	uP_UARTC_TX	MCBSP3_CLKX	-	Υ	Υ	1.8
MCBSP3_CLKX	J1.128	-	-	-	-	-	-	-	-	-	_	-	-	BT_PCM_CLK	MCBSP3_CLKX	-	Υ	Υ	1.8
MCBSP3_CLKX	J1.15	-	-	-	-	-	-	-	-	-	-	-	-	nSUSPEND	MCBSP3_CLKX	-	Υ	Υ	1.8
							OMA	P35x Multi-Channal Buffer	ed Serial Port 4										
MCBSP4_CLKX	J1.147	-	-	-	-	-	-	-	-	-	-	-	-	uP_nCS_A_EXT	MCBSP4_CLKX	-	Υ	Υ	1.8
MCBSP4_FSX	J1.161	-	-	-	-	-	-	-	-	-	<u> </u>	-	-	LCD_PANEL_PWR	MCBSP4_FSX	-	Υ	Υ	1.8
MCBSP4_DR	J1.145	-	-	-	-	-	-	-	-	-	<u> </u>	-	-	uP_nCS_B_EXT	MCBSP4_DR	-	Υ	Υ	1.8
MCBSP4_DR	J1.232	-	-	-	-	-	-	-	-	-	<u> </u>	-	-	TOUCH_nIRQ	MCBSP4_DR	-	Υ	Υ	1.8
MCBSP4_DX	J2.24, J2.26	-	-	-	<u> </u>	-	-	-	-	-	<u> </u>	-	-	uP_PCC_CD1	MCBSP4_DX	-	Y	Y	1.8
MCBSP4_DX	J1.133	-	-	-	-	-	-		<u> </u>	-	<u> </u>	-	-	uP_DREQ0	MCBSP4_DX	-	Υ	Υ	1.8
MODODE OLICY	10.07	1	1			1	OMA	P35x Multi-Channal Buffer	ed Serial Port 5					LICHODA OTO	IMODODE OLIVY				
MCBSP5_CLKX	J2.37	-	-	-	-	-	-	-	-	-	Ŀ	-	-	HSUSB1_STP	MCBSP5_CLKX	-	Y	Y	1.8
MCBSP5_FSX	J1.161	-	-	-	μ-	-	-	-	-	-	L-	-	-	HSUSB1_D5	MCBSP5_FSX	-	Y	Y	1.8
MCBSP5_DR	J2.23 J2.19	-	-	-	-	-	-	-	-	-	<u> </u>	-	-	HSUSB1_D4 HSUSB1 D6	MCBSP5_DR MCBSP5_DX	-	Y	Y	1.8
MCBSP5_DX	J2.19	-	-	_	-	-	-	-	-	-	-	_	-	µ9∩9R1_N0	INICROLD DY	-	Υ	Y	1.8

^{1.} Recommended usage from TI for the McBSP modules on the OMAP35x SOM-LV are as follows: McBSP1: Digital Baseband data; McBSP2: Audio Data with buffer; McBSP3: Bluethooth Voice Data; McBSP4: Digital baseband Voice Data; and McBSP5:

uP_GPIO_0 and uP_GPIO_1 signals are used by LogicLoader as STATUS0 and STATUS1 LED signals respectively.
 This I2S link serial interface is a connection between the processor and the CODEC on the SOM-LV module. The I2S interface is a TDM slot-based serial interface that is dedicated to transferring serial data.

6.4.4 SPI Interfaces

Each SOM-LV has available primary and secondary SPI interfaces. The primary SPI interface for each SOM-LV is available on the same pins of the J1 and J2 connectors. The secondary SPI interface is hidden behind other functionality and is found on different pins of the J1 and J2 connectors for each SOM-LV. The tables available in the sub-sections below show a comparison of the SOM-LV signals, SOC signals, voltages, and primary function.

Some signals may be listed in the primary interface table but are noted as an alternate signal. This only occurs if there is an alternate signal that was not intended as the primary signal for that interface, but can be used in place of the primary target signal.

Both the i.MX31 and i.MX27 SOM-LV have components that must co-exist on some of the SPI ports. Both SOM-LVs use an SPI port to talk to the Atlas chip: the i.MX31 SOM-LV uses CSPI2, SS0 and the i.MX27 SOM-LV uses CSPI1, SS0. The i.MX31 SOM-LV interfaces to an EEPROM using CSP1, CS2.

6.4.4.1 Primary SPI Interface

On the primary SPI interface, each SOM-LV routes SPI1 to the baseboard through the same pins on the J1 and J2 connectors using a 1.8V interface. The i.MX31 and OMAP35x SOM-LV each route two chip selects (CS0 and CS1) to the baseboard, whereas the i.MX27 SOM-LV only routes one chip select (SS1) to the baseboard. See Table 6.12 below for details.

6.4.4.2 Secondary SPI Interface

All three SOM-LVs allow access to a second SPI interface port, but through different pins on the connectors and hidden behind other functionality. See Table 6.13 below for the pin mapping and details.

Table 6.12: SOM-LV Primary SPI Interface

		i.N	MX31 SOM-	LV				i.MX27 S	SOM-LV			OM	AP35x SO	M-LV	
SPI Signal	SOM-LV Signal	i.MX31 Signal	Primary	J1/J2 Pin	Voltage	SOM-LV Signal	i.MX27 signal	Primary	J1/J2 Pin	Voltage	SOM-LV Signal	OMAP35x signal	Primary	J1/J2 pin	Voltage
Reference Voltage		SW2BOUT (BUCK) /					VMMC1(LDO) /					VIO.SW (REG) /			
Reg / Domain	-	1.8V_NVCC10	-	-	-	-	VMMC1	-	J2.138	1.8 (Variable ¹)	-	VIO_1V8	-	-	1.8
CLK	uP_SPI_SCLK	CSPI1_SCLK	Yes	J1.228	1.8	uP_CSPI1_SCLK	CSPI1_SCLK	Yes	J1.228	1.8 (Variable ¹)	uP_SPI_SCLK	McSPI3_CLK	Yes	J1.228	1.8
CS0	uP_SPI_CS0	CSPI1_SS0	Yes	J1.222	1.8	uP_CSPI1_SS0	CSPI1_SS0	Yes	_2	-	uP_SPI_CS0	McSPI3_CS0	Yes	J1.222	1.8
CS1	uP_SPI_CS1	CSPI1_SS1	Yes	J1.220	1.8	uP_CSPI1_SS1	CSPI1_SS1	Yes	J1.220	1.8 (Variable ¹)	uP_SPI_CS1	McSPI3_CS1	Yes	J1.220	1.8
CS2	uP_SPI_CS2	CSPI1_SS2	Yes	_3	1.8	•	-	-	-	-	-	-	-	-	-
TX	uP_SPI_TX	CSPI1_MOSI	Yes	J1.226	1.8	uP_CSPI1_MOSI	CSPI1_MOSI	Yes	J1.226	1.8 (Variable ¹)	uP_SPI_SIMO	McSPI3_SIMO	Yes	J1.226	1.8
RX	uP_SPI_RX	CSPI1_MISO	Yes	J1.224	1.8	uP_CSPI1_MISO	CSPI1_MISO	Yes	J1.224	1.8 (Variable ¹)	uP_SPI_SOMI	McSPI3_SOMI	Yes	J1.224	1.8
RDY	uP_CSPI1_RDY	CSPI1_SPI_RDY	Yes	J2.83	1.8	uP_CSPI1_RDY	CSPI1_RDY	Yes	J2.83	1.8 (Variable ¹)	-	-	-	-	1.8
Reference Voltage		VRF1 (REG) /		J1.152,											
Reg / Domain	-	2.7V_NVCC5/NVCC8	-	J2.96	2.7	-	-	-	-	-	-	-	-	-	-
CLK	uP_SW_nRESET	CSPI1_SCLK	Alternate	J2.93	2.7	-	-	-	-	-	-	-	-	-	-
CS3	uP_CSPI2_SS1	CSPI1_SS3	Alternate	J2.89	2.7	-	-	-	-	-	-	-	-	-	-
CS3	uP_nIRQD	CSPI1_SS3	Alternate	J1.113	2.7	-	-	-	-	-	-	-	-	-	-
RDY	uP_GPIO_2	CSPI1_RDY	Alternate	J1.166	2.7	-	-	-	-	-	-	-	-	-	-
RX	uP_UARTA_DSR	CSPI1_MISO	Alternate	J1.154	2.7	-	-	-	-	-	-	-	-	-	-
TX	uP_UARTA_DTR	CSPI1_MOSI	Alternate	J1.156	2.7	-	-	-	-	-	-	-	-	-	-

- 1. VMMC1 LDO on the i.MX27 SOM-LV can be programmed to any of the following voltages (1.8/2.0/2.6/2.7/2.8/2.9/3.0) and meet the NVDD8 specification. NVDD8 is the reference voltage for various other IO signal. Special care must be taken if the VMMC1 LDO voltage is changed.
- 2. On the iMX27 SOM-LV CSP1, CS0 is used to access the Atlas (U15) MC13783 LPD#1004401
- 3. On the iMX31 SOM-LV CSPI1, CS2 is used to access the onboard EEPROM U41-AT93C66A-10TU-1.8 LPD#1005389

Table 6.13: SOM-LV Secondary SPI Interface

		i.N	1X31 SOM-I	LV				i.MX27 S	SOM-LV			OM	AP35x SO	M-LV	
SPI Signal	SOM-LV Signal	i.MX31 Signal	Primary	J1/J2 Pin	Voltage	SOM-LV Signal	i.MX27 signal	Primary	J1/J2 Pin	Voltage	SOM-LV Signal	OMAP35x signal	Primary	J1/J2 pin	Voltage
Reference Voltage		SW2BOUT (BUCK) /					VMMC1(LDO) /					VIO.SW (REG) /			
Reg / Domain	-	1.8V_NVCC10	-	-	-	•	VMMC1	-	J2.138	-	-	VIO_1V8	-	•	1.8
SCLK	uP_UARTC_CTS	CSPI3_SCLK	Alternate	J1.122	1.8	SD1_CLK	CSPI3_SCLK	Alternate	J2.136	-	MCSPI1_CLK ¹	McSPI1_CLK	Alternate	J2.211	1.8
Reference Voltage Reg / Domain		VRF1 (REG) / 2.7V_NVCC5/NVCC8	-	J1.152, J2.96	2.7		same as above	-	-	-	-	same as above	-	,	1.8
CS0	-	-	-	-	-	SD1_DATA3	CSPI3_SS	Alternate	J2.124	-	MCSPI1_CS01	McSPI1_CS0	Alternate	J2.215	1.8
CS1	uP_CSPI2_SS1	CSPI3_SS1	Alternate	J2.89	2.7	-	-	-	-	-	WLAN_MMC3_CMD ²	McSPI1_CS1	Alternate	J2.205	1.8
CS2	-	-	-	-	-	-	-	-	-	-	WLAN_MMC3_CLK ²	McSPI1_CS2	Alternate	J2.207	1.8
Reference Voltage		VMMC2 (LDO) /													
Reg / Domain	-	NVCC3	-	J2.80	-	-	same as above	-	-	-	-	same as above	-	•	1.8
TX	uP_UARTC_RX	CSPI3_MOSI	Alternate	J1.126	2.8	SD1_CMD	CSPI3_MOSI	Alternate	J2.134	-	MCSPI1_SIMO ¹	McSPI1_SIMO	Alternate	J2.213	1.8
RX	uP_UARTC_TX	CSPI3_MISO	Alternate	J1.128	2.8	SD1_DATA0	CSPI3_MISO	Alternate	J2.132	-	MCSPI1_SOMI1	McSPI1_SOMI	Alternate	J2.191	1.8
RDY	uP_UARTC_RTS	CSPI3_SPI_RDY	Alternate	J1.124	2.8	-	-	-	-	-	-	-	-	-	1.8

- 1. MCSPI1 is shared with the Bluetooth interface. The Bluetooth chipset must be removed to use this signal.
- 2. MCSP1_CS0 is shared with the 802.11 interface. The 802.11 chipset must be removed to use this signal.

6.4.5 USB Interfaces

Each SOM-LV module supports two independent USB interfaces. One USB interface connects to the On-the-Go (OTG) controller and the other interface is tied to the USB high-speed port of the target SOC. Both ports support transfer rates up to 480 Mbit/sec.

6.4.5.1 USB1

USB1 is tied to the USB OTG port on the i.MX31, i.MX27, and OMAP35x SOM-LVs, but each SOM uses a different transceiver. The i.MX31 SOM-LV uses the NXP ISP1504 transceiver; the i.MX27 SOM-LV uses the SMSC USB3311 transceiver; and the OMAP35x SOM-LV uses the TPS65950 built-in PHY to support the USB1 interface.

6.4.5.2 USB2

USB2 is tied to the USB high-speed host port on the i.MX31, i.MX27, and OMAP35x SOM-LVs, but each SOM uses a different transceiver. The i.MX31 SOM-LV uses the NXP ISP1504 transceiver; the i.MX27 SOM-LV uses the SMSC USB3311 transceiver; and the OMAP35x SOM-LV uses the NXP ISP170x transceiver.

The over-current and power-enable pins for both USB1 and USB2 interfaces are routed differently on each SOM. See Table 6.14 below for details of how the signals are routed on each SOM.

6.4.6 Ethernet

All three SOM-LVs have the option for 10/100Mbps Wired-LAN Ethernet support. In addition to the Wired-LAN, the OMAP35x module supports IEEE 802.11b/g Wireless-LAN Ethernet using the CSR UF1050x-IC-E on-module component.

Even though all three SOM-LVs support Ethernet, there are also supporting component requirements for the baseboard. The off-module signals associated with the Wired- and Wireless-LAN are shown in Table 6.15 below.

The i.MX31 SOM-LV uses the SMSC LAN9117-MT MAC/PHY; the i.MX27 SOM-LV uses the integrated Ethernet MAC in the i.MX27 processor with the LAN8700 PHY; and the OMAP35x SOM-LV uses the SMSC LAN9211-ABZJ MAC/PHY for the Wired-LAN support. Routing requirements on the baseboard are similar for each SOM-LV.

Table 6.14: SOM-LV USB Interface

		i.MX3	1 SOM-LV			i.MX27 SOM	-LV			OMAP35x	SOM-LV		
USB Signal	J1/J2 Pin	SOM-LV Signal	ISP1504	Voltage	SOM-LV Signal	USB3311	SOC	Voltage	SOM-LV Signal	TPS65950	SOC Pin	ISP1702	Voltage
Reference Voltage Reg / Domain	i.MX31S, i.MX27S: J1.180, J1.182, J1.184 OMAPS: -	3.3V_IN / 3.3V_PHY	vcc	3.3	3.3V_IN / 3.3V	VBAT	_	3.3	-	VUSB3V1 (Internal)	-		3.1
					USB OTG								
USB1_D+	J1.27	USB1_D+	U17.DP	3.3	USB1_D+	U17.DP	-	3.3	USB1_D+	U1B.DP	-	-	3.1 ²
USB1_D-	J1.29	USB1_D-	U17.DM	3.3	USB1_D-	U17.DM	-	3.3	USB1_D-	U1B.DN	-	-	3.1 ²
USB1_ID	J1.19	USB1_ID	U17.ID	3.3	USB1_ID	U17.ID	-	3.3	USB1_ID	U1B.ID	-	-	3.1 ²
Reference Voltage Reg / Domain	i.MX31S, i.MX27S: J1.180, J1.182, J1.184 OMAPS: J1:110,144,152 / J2:54,96,122	same as above	VCC	3.3	same as above	VBAT	_		VIO.SW (REG) / VIO_1V8	-	_		1.8
USB1_nOC	J1.23	USB1_nOC	U17.FAULT	3.3 ²	USB1_nOC	-	USB_OC_B	3.3	USB1_nOC	-	GPIO_158	-	1.8
USB1_PWR_nEN	J1.25	USB1_PWR_nEN	U17.PSW_N	3.3 ¹	USB1_PWR_nEN	-	PB28	3.3	USB1_PWR_nEN	GPIO.13	-	-	1.8
USB1_VBUS	J1.21	USB1_VBUS	U17.VBUS	5.0	USB1_VBUS	U17.VBUS	-	5.0	USB1_VBUS	U1B.VBUS	-	-	5 ³
					USB HOST								
Reference Voltage Reg / Domain	i.MX31S, i.MX27S: J1.180, J1.182, J1.184 OMAPS: -	same as above	VCC	3.3	same as above	VBAT	-	3.3	VAUX1.OUT (LDO) / VAUX1_3V0	VAUX1.OUT	-	-	3.0
USB2_D+	J1.33	USB2_D+	U16.DP	3.3	USB2_D+	U16.DP	-	3.3	USB2_D+	-	-	DP	3.0
USB2_D-	J1.35	USB2_D-	U16.DM	3.3	USB2_D-	U16.DM		3.3	USB2_D-	-	-	DM	3.0
USB2_nOC	J1.37	USB2_nOC	U16.FAULT	3.3 ²	USB2_nOC	-	USB_OC_B	3.3	USB2_nOC	-	-	FAULT	3.0
USB2_PWR_nEN	J1.39	USB2_PWR_nEN	U16.PSW_N	3.3 ¹	USB2_PWR_nEN	-	USB_PWR	3.3	USB2_PWR_nEN	-	-	PSW_N	3.0 ¹

- 1. Open Drain, 5V tolerant
- 2. 5V tolerant
- 3. 6V maximum if VBUS_CHRG bit is low within the TPS65950

Table 6.15: SOM-LV Ethernet Interface

Ethernet	SOM-LV	i.MX31 SOM-LV		i.MX27 SOM-LV		OMAP35x SOM-LV	
Signal	J1/J2 Pin	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage
			Wired	LAN			
VREF_ETHERNET	J1.26	VREF_ETHERNET	3.3	VREF_ETHERNET	3.3	VREF_ETHERNET	3.3
ACT_nLNK_LED/LAN_LED2	J1.22	ACT_nLNK_LED/LAN_LED2	3.3	ACT_nLNK_LED/LAN_LED2	3.3	ACT_nLNK_LED/LAN_LED2	3.3
SPD_LED_n100M_10M/LAN_LED1	J1.24	SPD_LED_n100M_10M/LAN_LED1	3.3	SPD_LED_n100M_10M/LAN_LED1	3.3	SPD_LED_n100M_10M/LAN_LED1	3.3
ETHER_RX-	J1.20	ETHER_RX-	3.3	ETHER_RX-	3.3	ETHER_RX-	3.3
ETHER_RX+	J1.18	ETHER_RX+	3.3	ETHER_RX+	3.3	ETHER_RX+	3.3
ETHER_TX-	J1.16	ETHER_TX-	3.3	ETHER_TX-	3.3	ETHER_TX-	3.3
ETHER_TX+	J1.14	ETHER_TX+	3.3	ETHER_TX+	3.3	ETHER_TX+	3.3
			Wireles	s LAN			
RF_LED0	J2.81	different function ¹		different function ¹		RF_LED0	3.0
RF_LED1	J2.83	different function ²		different function ²		RF_LED1	3.0

- 1. MC13783 CDCOUT signal on the i.MX27 and the i.MX31
- 2. uP_CSP1_RDY signal on the i.MX27 and the i.MX31

6.4.6.1 Ethernet Resistor Population


For designs targeting EMI constrained environments, use four 15pF 50V 5% caps in the design to reduce EMI noise. Connect one capacitor for each signal (ETHER_TX+, ETHER_TX-, ETHER_RX+, and ETHER_RX-) to ground.

Table 6.16 and Figure 6.1 below show the baseboard requirements if you design to support 10/100Mbps Ethernet for all three SOM-LVs. Resistors R1, R3, and R4 in Figure 6.1 correspond with the resistors shown in the *SDK2-APP-10 Baseboard Schematics* document.

Resistors	i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SOM-LV
R1	Yes	Yes	No
			10_Ohm 1/8W 1%
R2	Yes	Yes	TOL
R3	No	No	Yes
R4	Yes	Yes	Yes
C1	Yes	Yes	0.022uF 0805
C2	Yes	Yes	No

Table 6.16: Ethernet Resistor Population Requirements

Figure 6.1: Ethernet Reference Schematic



6.4.7 IRQ Routing

The IRQ signals on the three SOM-LVs are routed to different pins for each processor; see Table 6.17 below for details. Both the i.MX31 and i.MX27 SOM-LVs have on-module pull-ups. The OMAP35x SOM-LV requires software to enable internal pull-ups within the OMAP35x when using these signals for active low interrupts.

Voltage references for each interrupt are routed to different pins on the J1 and J2 module connectors, which are also shown in detail in Table 6.17 below.

6.4.8 Keypad

All three SOM-LVs support keypad functionality. The i.MX31 and OMAP35x SOM-LVs both support a keypad up to a 7x7 matrix; the i.MX27 SOM-LV supports a keypad up to a 4x4 matrix. All available pins are common on the J2 interface. See Table 6.18 below for details.

Table 6.17: SOM-LV IRQ Routing

			i.MX31 SOM-LV		i.N	IX27 SOM-LV		OMAP3	5x SOM-LV	
IRQ Signal	SOM-LV J1/J2 Pin	i.MX31 signal	On-Module Pull-up	Voltage	i.MX27 signal	On-Module Pull-up	Voltage	OMAP35x signal	On-Module Pull-up	Voltage
	i.MX31S J1.183									
Reference Voltage	i.MX27S J2.96, J2.122, J2.183	VIOLO (Reg) /			SW2BOUT (Reg) /					
Reg / Domain	OMAPS J1.110, J1.144	1.8V_NVCC1	-	1.8	DVDD_1.8V	-	1.8	VIO.SW (REG) / VIO_1V8	-	1.8
								CAM_FLD/CAM_GLOBAL		
uP_nIRQA	J1.119	GPIO1_4	Yes, 1.8V_NVCC1	1.8	USBH1_OE_B	Yes, DVDD_1.8V	1.8	_RESET/GPIO_98	no ¹	1.8
uP_nIRQC	J1.115	GPIO1_6	Yes, 1.8V_NVCC1	1.8	USBH1_RCV	Yes, DVDD_1.8V	1.8	CAM_STROBE/GPIO_126	no ¹	1.8
	i.MX31S J1.144, J2.173									
Reference Voltage	i.MX27S J2.96, J2.122, J2.183	VCAM (REG) /								
Reg / Domain	OMAPS J1.110, J1.144	NVCC4	-	2.8	same as above	-	1.8	same as above	-	1.8
			_					CAM_WEN/CAM_SHUTTE		
uP_nIRQB	J1.117	GPIO3_0	Yes, 1.8V_NVCC1 ³	1.8	USBH1_FS	Yes, DVDD_1.8V	1.8	R/GPIO_167	no ¹	1.8
	i.MX31S J1.152, J2.96									
Reference Voltage	i.MX27S J2.96, J2.122, J2.183	VRF1 (REG) /								
Reg / Domain	OMAPS J1.110, J1.144	2.7V_NVCC5/NVCC8	-	2.7	same as above	-	1.8	same as above	-	1.8
uP_nIRQD	J1.113	DCD_DCE1	Yes, 2.7V_NVCC5/NVCC8	2.7	USBH1_SUSP	Yes, DVDD_1.8V	1.8	CAM_D11/GPIO_110 ²	no ¹	1.8

- 1. External IRQs require CPU internal pull-up selection and activation.
- 2. uP_nIRQD is not available if module is used with a camera sensor requiring CSI_D11 signal.
- 3. Bug #0003904 has been filed to have this pull-up removed.

Table 6.18: SOM-LV Keypad Interface

	Same	i.MX31	SOM-LV		i.MX27 S	SOM-LV		OM	AP35x SOM-LV	
Keypad Signal	J1/J2 Pin	SOM-LV Signal	uP_Signal	Voltage	SOM-LV Signal	uP_Signal	Voltage	SOM-LV Signal	TPS65950 Signal	Voltage
	i.MX31S: J2.122 i.MX27S: J1.152									
Reference Voltage	OMAPS: J1:110,144,152 /	VRF1 (REG /			VRF1 (REG) /			VIO.SW (REG) /		
Reg / Domain	J2:54,96,122	2.7V_NVCC6/NVCC9	-	2.7	2.7V_NVCC5/NVCC8	-	1.8	VIO_1V8	-	1.8
KEY_COL0	J2.107	KEY_COL0	KEY_COL0	2.7	KEY_COL0	KP_COL0	1.8	KEY_COL0	KPD.C0	1.8
KEY_COL1	J2.105	KEY_COL1	KEY_COL1	2.7	KEY_COL1	KP_COL1	1.8	KEY_COL1	KPD.C1	1.8
KEY_COL2	J2.103	KEY_COL2	KEY_COL2	2.7	KEY_COL2	KP_COL2	1.8	KEY_COL2	KPD.C2	1.8
KEY_COL3	J2.101	KEY_COL3	KEY_COL3	2.7	KEY_COL3	KP_COL3	1.8	KEY_COL3	KPD.C3	1.8
KEY_COL4	J2.99	KEY_COL4	KEY_COL4	2.7	different function	-	1.8	KEY_COL4	KPD.C4	1.8
KEY_COL5	J2.97	KEY_COL5	KEY_COL5	2.7	different function	-	1.8	KEY_COL5	KPD.C5	1.8
KEY_COL6	J2.95	KEY_COL6	KEY_COL6	2.7	different function	-	1.8	KEY_COL6	KPD.C6	1.8
KEY_COL7	J2.93	KEY_COL7	KEY_COL7	2.7	different function	-	1.8	KEY_COL7	KPD.C7	1.8
KEY_ROW0	J2.125	KEY_ROW0	KEY_ROW0	2.7	KEY_ROW0	KP_ROW0	1.8	KEY_ROW0	KPD.R0	1.8
KEY_ROW1	J2.123	KEY_ROW1	KEY_ROW1	2.7	KEY_ROW1	KP_ROW1	1.8	KEY_ROW1	KPD.R1	1.8
KEY_ROW2	J2.121	KEY_ROW2	KEY_ROW2	2.7	KEY_ROW2	KP_ROW2	1.8	KEY_ROW2	KPD.R2	1.8
KEY_ROW3	J2.119	KEY_ROW3	KEY_ROW3	2.7	KEY_ROW3	KP_ROW3	1.8	KEY_ROW3	KPD.R3	1.8
KEY_ROW4	J2.117	uP_GPIO_6	KEY_ROW4	2.7	different function	-	1.8	KEY_ROW4	KPD.R4	1.8
KEY_ROW5	J2.115	uP_GPIO_7	KEY_ROW5	2.7	different function	-	1.8	KEY_ROW5	KPD.R5	1.8
KEY_ROW6	J2.113	KEY_ROW6	KEY_ROW6	2.7	different function	-	1.8	KEY_ROW6	KPD.R6	1.8
KEY_ROW7	J2.109	KEY_ROW7	KEY_ROW7	2.7	different function	-	1.8	KEY_ROW7	KPD.R7	1.8

6.4.9 Touch Screen

Each of the three SOM-LVs has a single touch interface input for LCD panels equipped with 4-wire resistive touch screens.

The i.MX31 and i.MX27 SOM-LVs use the MC13783 integrated touch screen controller. The controller includes a 13-bit analog-to-digital converter (ADC), supports standard 4-wire resistive touch panels, and has six A/D signals that are available externally through the J1 and J2 connectors. The device is connected to the CPU by the CSPI interface.

The OMAP35x SOM-LV uses TI's TSC2004 touch screen controller. The controller includes a 12-bit ADC, supports standard 4-wire resistive touch panels, and has five A/D signals that are available externally through the J1 and J2 connectors. The device is connected to the CPU by the OMAP I2C3 interface. Table 6.19 below shows the connection to each SOM-LV.

i.MX31 SOM-LV i.MX27 SOM-LV OMAP35x SOM-LV J1/J2 Pin SOM-LV Signal SOM-LV Signal SOM-LV Signal **USB Signal** MC13783 MC13783 TSC2004 TOUCH TOP TOUCH TOP TOUCH TOP J1.194 TOUCH TOP TSY2 TSY2 X-TOUCH BOTTOM J1.192 TOUCH BOTTOM TSY1 TOUCH BOTTOM TSY1 TOUCH BOTTOM X+ TOUCH RIGHT TOUCH RIGHT TOUCH RIGHT Υ-J1.188 TOUCH RIGHT TSX2 TSX1 TOUCH LEFT J1.186 TOUCH LEFT TSX1 TOUCH LEFT TSX2 TOUCH LEFT Y+

Table 6.19: SOM-LV Touch Screen Interface

6.4.10 CODEC Line-In/Out

The i.MX31 and i.MX27 processors have a Synchronous Serial Interface (SSI) controller that can support AC97 and I2S formats. This SSI controller implements a 5-pin serial interface to the I2S audio codec, in this case the Freescale MC13783. These signals are available through the J1 and J2 connectors.

The OMAP35x processor has several Multi-channel Buffered Serial Port (McBSP) interfaces that support PCM and I2S formats. Both PCM and I2S serial paths drive the TPS65950 with audio codec.

The codec for all three SOM-LVs performs up to full-duplex codec functions and supports variable sample rates from 8–96k samples per second. For all three SOM-LVs, the outputs are CODEC OUTL and CODEC OUTR, and are available through the J1 and J2 connectors.

Table 6.20: SOM-LV Audio Interface

		i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SOM-LV						
Audio Signal	J1/J2 Pin	SOM-LV Signal	SOM-LV Signal	SOM-LV Signal						
Line In/Out Interface										
CODEC_OUTL	J2.226	CODEC_OUTL	CODEC_OUTL	CODEC_OUTL						
CODEC_OUTR	J2.228	CODEC_OUTR	CODEC_OUTR	CODEC_OUTR						
CODEC_INL	J2.222	CODEC_INL	CODEC_INL	CODEC_INL						
CODEC_INR	J2.224	CODEC_INR	CODEC_INR	CODEC_INR						
	Microphone/Headphone									
MIC_IN	J2.212	MIC_IN	MIC_IN	MIC_IN						
MIC_INR/MIC_SUB_M	J2.214	MIC_INR	MIC_INR	MIC_SUB_M						
MIC_INL/MIC_SUB_P	J2.216	MIC_INL	MIC_INL	MIC_SUB_P						
HP_OUTL/MIC_MAIN_M	J2.218	HP_OUTL	HP_OUTL	MIC_MAIN_M						
HP_OUTR/MIC_MAIN_P	J2.220	HP_OUTR	HP_OUTR	MIC_MAIN_P						
MICBIAS1	J2.219	different function	different function	MICBIAS1						
MICBIAS2	J2.217	different function	different function	MICBIAS2						
HSLDET	J2.211	HSLDET	HSLDET	different function						
	-	Hands-free Speaker Ou	tput	•						
IHF_LEFT_M	J2.206	different function	different function	IHF_LEFT_M						
IHF_LEFT_P	J2.208	different function	different function	IHF_LEFT_P						
IHF_RIGHT_M	J2.202	different function	different function	IHF_RIGHT_M						
IHF_RIGHT_P	J2.204	different function	different function	IHF_RIGHT_P						

6.4.11 I2C Interfaces

The i.MX31, i.MX27, and OMAP35x SOM-LVs each have two I2C ports routed to the baseboard. The i.MX31 and i.MX27 have I2C ports 1 and 2 of the SOC processors routed to the baseboard for the primary and secondary I2C interfaces, respectively. The OMAP35x SOM-LV routes I2C port 2 to the primary I2C interface and I2C port 3 to the secondary I2C interface on the module.

Both I2C ports on the i.MX31 SOM-LV are approximately 2.7V. The i.MX27 and OMAP35x SOM-LVs I2C ports are routed to a 1.8V power plane.

The voltage reference for the primary I2C port (VREF_I2C1) is routed to J1.144. The secondary I2C reference voltages (VREF_I2C2) are routed to J2.96. See Table 6.21 below for availability of the primary and secondary I2C interfaces on all three SOM-LVs.

Table 6.21: SOM-LV I2C Interface

	SOM-LV	i.M	X31 SOM-LV		i.N	MX27 SOM-LV		OMAP35x SOM-LV			
I2C Signal	J1/J2 Pin	i.MX31 signal	On-Module Pull-up	Voltage	i.MX27 signal	On-Module Pull-up	Voltage	OMAP35x signal	On-Module Pull-up	Voltage	
				F	rimary I2C Port						
Reference Voltage Reg / Domain	J1.144	VCAM (Reg) / NVCC4	-	2.8	SW2BOUT (Reg) / DVDD_1.8V	-	1.8	VIO.SW (REG) / VIO_1V8	-	1.8	
I2C1_CLK	J1.148	I2C1_SCL ³	Yes, 2.2K to NVCC4	2.8	I2C1_CLK	yes, 4.7K DVDD_1.8V	1.8	uP_I2C2_SCL	yes, 4.7K VIO_1V8	1.8	
I2C1_DATA	J1.146	I2C1_SDA ³	Yes, 2.2K to NVCC4	2.8	I2C1_DATA	yes, 4.7K DVDD_1.8V	1.8	uP_I2C2_SDA	yes, 4.7K VIO_1V8	1.8	
				Se	condary I2C Port					_	
Reference Voltage Reg / Domain	J2.96	VRF1 (REG) / 2.7V_NVCC5/NVCC8	-	2.7	same as above	-	1.8	same as above	-	1.8	
I2C2_CLK ¹	J2.98	I2C1_SCL	Yes, 2.2K to 2.7V_NVCC5/NVCC8	2.7 ²	I2C2_CLK	yes, 4.7K DVDD_1.8V	1.8 ²	uP_I2C3_SCL ⁴	yes, 4.7K VIO_1V8	1.8 ²	
I2C2_DATA ¹	J2.100	I2C1_SCL	Yes, 2.2K to 2.7V_NVCC5/NVCC8	2.7 ²	I2C2_DATA	yes, 4.7K DVDD_1.8V	1.8 ²	uP_I2C3_SDA⁴	yes, 4.7K VIO_1V8	1.8 ²	

6.4.12 ADC Interface

Each SOM-LV has a minimum of four analog-to-digital signals available for use. The OMAP35x SOM-LV has an additional four signals available. See Table 6.22 below for details of the available analog-to-digital signals.

Table 6.22: SOM-LV ADC Interface

	SOM-LV	i.MX31 SOM	-LV	i.MX27 SOM	-LV	OMAP35x SOM-LV		
ADC Signal	J1/J2 Pin	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage	SOM-LV Signal	Voltage	
A/D4	J1.196	A/D4	max 2.7	A/D4	max 2.7	A/D4	max 2.7	
A/D3	J1.198	A/D3	max 2.7	A/D3	max 2.7	A/D3	max 2.7	
A/D2	J1.200	A/D2	max 2.7	A/D2	max 2.7	A/D2	max 2.7	
A/D1	J1.202	A/D1	max 2.7	A/D1	max 2.7	A/D1	max 3.0	
ADCIN6	J2.195	different function ¹	-	different function ¹	-	ADCIN6	max 2.7	
ADCIN2	J2.196	different function ²	-	different function ²	-	ADCIN2	max 2.7	
ADCIN1	J2.198	different function ³	-	different function ³	-	ADCIN1	max 2.7	
ADCIN0	J2.200	different function4	-	different function ⁴	-	ADCIN0	max 2.7	
START_ADC	J2.79	-	-	-	-	START_ADC	1.8	

Note(s):

- 1. iMX31/27 (J2.195) Signal function is LED drive.
- 2. iMX31/27 (J2.196) Signal function is LSPL, See MC13783 data sheet for more information.
- 3. iMX31/27 (J2.198) Signal function is SPM, See MC13783 data sheet for more information.
- 4. iMX31/27 (J2.198) Signal function is SPP, See MC13783 data sheet for more information.

6.4.13 Control Signals and GPIO Signals

Table 6.23 below describes the GPIO signals that are available for each SOM-LV. Several GPIO signals are available on each module; however, they also may be muxed with other functionality. Please note that some signals are GPO rather than GPIO.

^{1.} The secondary I2C bus has a Product ID chip connect to the I2C bus on all SOM-LV modules. Some slave addresses will be reserved as a result of the Product ID component. Check the SOM-LV Hardware Specification Manual for the slave addresses that are reserved for the SOM-LV Product ID component.

^{2.} I2C voltage translator on the baseboard may be required when supporting multiply SOM-LV modules on a single baseboard for I2C port 2.

^{3.} On the i.MX31 SOM-LV, I2C1 CLK and I2C1 DATA signals are muxed with ATA module signals (ATA D14 and ATA D15 respectively).

^{4.} In addition to the Product ID component, the OMAP35x SOM-LV secondary I2C bus is also connected to the TSC2004 touch component. Check the SOM-LV Hardware Specification Manual for the slave addresses that are reserved for the TSC2004 touch component.

Table 6.23: Available SOM-LV GPOs/GPIOs

GPO/GPIO	SOM-LV	i.MX31 SOM-LV					i.MX2	7 SOM-LV	OMAP35x SOM-LV				
Signal	J1/J2 Pin	SOM-LV Signal	MC13783	SOC Pin	Voltage	SOM-LV Signal	MC13783	SOC Pin	Voltage	SOM-LV Signal	TPS65950	SOC Pin	Voltage
											MICBIAS1.OUT/		
GPO	J2.219	ATLAS_GPO1	GPO1	-	2.7	ATLAS_GPO1	GPO1	-	2.7	different function	VMIC1.OUT	-	bias
		l				l					MICBIAS2.OUT/		
GPO		ATLAS_GPO2	GPO2	-		ATLAS_GPO2	GPO2	-	2.7	different function	VMIC2.OUT	-	bias
GPO/GPIO		ATLAS_GPO3	GPO3	-	 	ATLAS_GPO3	GPO3	-	2.7	MCSPI1_CS0 ⁷	-	GPIO_174	1.8
GPIO	J1.34	uP_GPIO_7 ²	-	MCU2_19		different function	-	TOUT1	1.8	uP_GPIO_7	GPIO.2	-	1.8
GPIO	J2.115	uP_GPIO_7 ²	-	MCU2_19	2.7	-	-	-	-	different function	KPD.R5	-	1.8
GPIO	J1.36	uP_GPIO_6 ³	-	MCU2_18		different function	-	TIN	1.8	uP_GPIO_6	GPIO.15	-	1.8
GPIO		uP_GPIO_6 ³	-	MCU2_18	2.7	-	-	-	-	different function	KPD.R4	-	1.8
GPIO	J1.38	uP_GPIO_5	-	MCU1_29		different function	-	OE_ACD	1.8	uP_GPIO_5	GPIO.7	-	1.8
GPIO		uP_GPIO_4	-	MCU1_30	2.7	-	-	-	-	uP_GPIO_4	GPIO.0	-	1.8
GPIO		uP_GPIO_3	-	MCU1_31		uP_GPIO19	-	SSI2_FS	1.8	uP_GPIO_3	-	GPIO_111	1.8
GPIO		uP_GPIO_2		MCU2_10	2.7	uP_GPIO18	-	SSI2_RXDAT	1.8	uP_GPIO_2	-	GPIO_31	1.8
GPIO	J2.17	-	-	-	-	-	-	-	-	HSUSB1_D7 ¹	-	GPIO_17	1.8
GPIO	J2.19	-	-	-	-	-	-	-	-	HSUSB1_D6 ¹	-	GPIO_20	1.8
GPIO	J2.152	different function ⁴		LCS1/MCU3 24	1.8	different function		CC14 FC DC16	1.0	uP GPIO 2		CDIO 24	1.8
GPIO	JZ.15Z	unierent function	-	LCS1/MCU3_24 LCS0/DISPB_BCLK/	1.0	different function	-	SSI4_FS_PC16	1.8	uP_GPIO_2	-	GPIO_31	1.0
GPIO	J2.154	different function ⁵	_	MCU3 23	1.8	_	_	_	_	uP GPIO 1	_	GPIO 111	1.8
GPIO	J2.156	different function	_	CONTRAST		different function	_	CONTRAST	1.8	BT PCM DX ⁷	GPIO.17	-	1.8
GPIO	J2.158	different function ⁸	_	WRITE	1.8	-	_	-		BT PCM DR ⁷	GPIO.16	_	1.8
GPIO	J2.177	different function	LEDG3	-		different function	LEDG3	-		TWL CLK256FS	CLKK 256FS	GPIO 160 ¹⁰	1.8
GPIO	J2.177	different function	LEDG3		-	different function	LEDG3			MCSP1 SOMI ⁷	OLIVIC_2301 0	GPIO 173	1.8
GPIO	J2.197	different function	LEDAD2	-		different function	LEDAD2	-		WLAN MMC3 DATA3 9	-	GPIO_173	1.8
GPIO	J2.197	different function	LEDAD2			different function	LEDAD2			WLAN_MMC3_DATA2 9	<u> </u>	GPIO_138	1.8
GPIO	J2.201	different function	LEDMD4			different function	LEDMD4	-		WLAN_MMC3_DATA1 9	-	GPIO_136	1.8
GPIO	J2.201	different function	LEDMD3			different function	LEDMD3	-		WLAN_MMC3_DATA1	-	GPIO_137	1.8
GPIO		i e	LEDMD3	-			LEDMD3	-		WLAN MMC3 CMD ⁹	-	GPIO_136	_
	J2.205	different function		-	 	different function		-			-		1.8
GPIO	J2.207	different function	LEDMD1	-		different function	LEDMD1	-		WLAN_MMC3_CLK9	-	GPIO_176	1.8
GPIO	J2.211	different function	-	HSLDET DC DWDON/	2.7	different function	HSLDET	-	2.7	MCSPI1_CLK ⁷	-	GPIO_171	1.8
GPIO	J2.213	different function	_	PC_PWRON/ SD2 D3/MSHC2 D2	2.8	different function	_	PC PWRON/ATA DA2	1.8	MCSPI1_SIMO ⁷	_	GPIO 172	1.8
GFIO	JZ.Z IJ	different function	_	CAPTURE/	2.0	different function	-	FO_FWNOWATA_DAZ	1.0	WCOI II_OIWO	-	GF10_172	1.0
				ATA D14/CMP2/									
GPIO	J1.216	uP_GPIO_1 ⁶	_	MCU1 7	1.8	uP_GPIO17 ⁶	_	SSI2 TXDAT	1.8	uP GPIO 16	_	GPIO 11	1.8
				COMPARE/				<u> </u>					
				ATA_D15/CAP2/									
GPIO	J1.218	uP_GPIO_0 ⁶	-	CMP3/MCU1_8	1.8	-	-	-	-	uP_GPIO_0 ⁶	-	GPIO_133	1.8
GPIO	J2.232	-	-	-	-	-	-	-	-	BT_IRQ ⁷	-	GPIO_157	1.8

- 1. J2.17, J219 Available as GPIO signal. Must not be driven when use of a ETM adapter board is required for debug of the SOM-LV.
- 2. J1.34, J2.115 Reserved if keypad row 5 signal is requried.
- 3. J1.36, J2.117 Reserved if keypad row 4 signal is required.
- 4. i.MX31/27 (J1.152) Signal function is PCC_POWER_EN.
- 5. i.MX31 (J2.154) Signal function is LCD_LCS0.
- 6. J1.216, J1.218 Not recommended for general use. Used by LogicLoader as status LEDs.
- 7. J2.156:158:191:211:213 OMAP35x signals are shared with the Bluetooth interface. The Bluetooth chipset must be removed to use this signal.
- 8. i.MX31 (J2.158) Signal function is LCD WRITE.
- 9. OMAP35x signal is shared with the Wireless LAN component. If wireless 802.11 is populated, do not connect.
- 10. J2.177 CLK256FS on the TPS65950 must be disabled to use this signal as a GPIO.

6.5 Graphic Interfaces

This section discusses the camera sensor, LCD, and TV interface possibilities.

6.5.1 Camera Sensor Interface

The i.MX31 SOM-LV supports up to a 16-bit camera sensor interface (CSI), while the i.MX27 SOM-LV only supports an 8-bit CSI. On the i.MX31 SOM-LV, the most significant bits are used when connecting an 8-bit camera sensor to the SOM. This means that the upper data lines CSI[15:8] are used when connecting an 8-bit camera sensor. To accommodate this signal mapping for the i.MX31 SOM-LV, the i.MX27 SOM-LV routes the 8-bit CSI to the same pins on the J2 connector.

The OMAP35x SOM-LV can use the ITU mode to support image sensors using ITU-R BT 656-compatible data. Connect signals CAM_D[9:0] to the ITU-R BT.656 camera modules to use ITU-R BT modules. In SYNC mode, the OMAP35x SOM-LV supports 8-, 10-, 11-, and 12-bit data using the horizontal and vertical synchronization signals for the parallel interface.

The voltage is specific to each SOM-LV when interfacing to the various CSI controllers. The i.MX31 SOM-LV interface voltage is 2.8V, the OMAP35x SOM-LV voltage is 1.8V, and the i.MX27 SOM-LV voltage is 1.8V by default but can be set to variable by software without affecting any other interface signals.

If your baseboard design needs to support the same sensor on all three SOM-LVs, special care must be taken when determining the muxing of the data signals. See Table 6.24 below for details.

Table 6.24: SOM-LV Camera Sensor Interface

			i.MX31 SON	/I-LV		i.MX27 S	SOM-LV	OMAP35x SOM-LV					
CSI Signal	SOM-LV J1/J2 Pin	SOM-LV Signal	uP Signal	Voltage	SOM-LV Signal	uP Signal	Voltage	Parallel SYNC Mode	Parallel ITU Mode	SOM-LV Signal	uP Signal	Voltage	
Reference Voltage Reg / Domain	i.MX31S: J1.144, J2.173 i.MX27S: J2.173 OMAPS: J1.110, J1.144	VCAM (REG) / NVCC4	NVCC4	2.8	VCAM (REG) / VCAM	NVDD11	1.8 (Variable ³)			VIO.SW (REG) / VIO 1V8	VDDS	1.8	
CSI HSYNC	J2.127	CSI HSYNC	CSI HSYNC	2.8	CSI HSYNC	CSI HSYNC	1.8 (Variable ³)	Yes	Yes	CSI HSYNC	CAM HS	1.8	
CSI_VSYNC	J2.127 J2.131	CSI_HSTNC	CSI_HSTNC	2.8	CSI_HSTNC	CSI_VSYNC	1.8 (Variable ³)	Yes	Yes	CSI_HSTNC	CAM VS	1.8	
CSI_VSTNC CSI_D2	J2.131 J2.137	CSI_VSTNC	CSI_VSTNC	2.8	CSI_VSTNC	CSI_VSTNC	1.0 (Variable)	Yes	Yes	CSI_VSTNC CSI_D2	CAM_VS CAM_D2	1.8	
CSI_D3	J2.137 J2.139	_	CSI_D2	2.8	-	-	-	Yes	Yes	CSI_D2	CAM D3	1.8	
CSI_D3		_	CSI_D3	2.8	-	-	-	Yes	Yes	CSI_D3	CAM D4	1.8	
CSI_D4	J2.141 J2.143		CSI_D4	2.8	-	-	-	Yes	Yes	CSI_D4 CSI D5	CAM D5	1.8	
CSI_D5	J2.145 J2.145		CSI_D6	2.8	-	-	-	Yes	Yes	CSI_D5	CAM D6	1.8	
CSI_D0	J2.143	CSI_D0	CSI_D0	2.8	-		_	Yes	Yes	CSI_D0	CAM D7	1.8	
CSI D8	J2.151	CSI D8	CSI D8	2.8	CSI D0	CSI D0	1.8 (Variable ³)	Yes	Yes	CSI D8	CAM D8	1.8	
CSI D9	J2.153	CSI D9	CSI D9	2.8	CSI D1	CSI D1	1.8 (Variable ³)	Yes	Yes	CSI D9	CAM D9	1.8	
CSI D10	J2.155	CSI D10	CSI D10	2.8	CSI D2	CSI D2	1.8 (Variable ³)	Yes	GND	CSI D10	CAM D10	1.8	
CSI_D10	J2.157	_	CSI_D10	2.8	CSI_D2	CSI_D3	1.8 (Variable ³)	Yes	GND	CSI_D10	CAM D11	1.8	
CSI_D11		_	CSI_D11	2.8	CSI_D3	CSI_D3	1.8 (Variable ³)	-	GND	C31_D11	CAW_DT1	1.0	
		_				_	, ,	-	-	-	-	-	
CSI_D13			CSI_D13	2.8	CSI_D5	CSI_D5	1.8 (Variable ³)	-	-	-	-	-	
CSI_D14	J2.163	CSI_D14	CSI_D14	2.8	CSI_D6	CSI_D6	1.8 (Variable ³)	-	-	-	-	-	
CSI_D15	J2.165	_	CSI_D15	2.8	CSI_D7	CSI_D7	1.8 (Variable ³)	-	-	-	-	-	
CSI_MCLK	J2.167	_	CSI_MCLK	2.8	CSI_MCLK	CSI_MCLK	1.8 (Variable ³)	Optional	Optional	CSI_MCLK	CAM_XCLKA	1.8	
CSI_PCLK	J2.171	CSI_PCLK	CSI_PIXCLK	2.8	CSI_PCLK	CSI_PIXCLK	1.8 (Variable ³)	Yes	Yes	CSI_PCLK	CAM_PCLK	1.8	
CAM_FLD	J1.119	-	-	-	-	-	-	Optional	-	uP_nIRQA	CAM_FLD	1.8	
CAM_WEN	J1.117	-	-	-	-	-	-	Optional	-	uP_nIRQB	CAM_WEN	1.8	
CAM_STROBE	J1.115	-	-	-	-	-	-	Optional	Optional	uP_nIRQC	CAM_STROBE	1.8	
CAM_SHUTTER	J2.199	-	-	-	-	-	-	Optional	Optional	WLAN_MMC3_DATA2	CAM_SHUTTER/	1.8	
CAM_SHUTTER	J1.117	-	-	-	-	-	-	Optional	Optional	uP_nIRQB	CAM_SHUTTER/	1.8	
CAM_GLOBAL_RESET	J2.201	-	-	-	-	-	-	Optional	Optional	WLAN_MMC3_DATA1	CAM_GLOBAL_RESET	1.8	
CAM_GLOBAL_RESET	J1.119	-	-	-	-	-	-	Optional		uP_nIRQA	CAM_GLOBAL_RESET	1.8	
CAM_GLOBAL_RESET	J2.232 ⁴	-	-	-	-	-	-	Optional	Optional	BT_IRQ	CAM_GLOBAL_RESET	1.8	
Reference Voltage	i.MX31S: J1.144, J2.173									VAUX4.OUT1 (Reg) /			
Reg / Domain	OMAPS: -	-	same as above	2.8	-	-	-			VAUX4	CSI2_VDDS	1.8	
CSI_D0	J2.133	CSI_D0	CSI_D0	2.8	-	-	-	Yes	Yes	CSI_D0	CAM_D0	1.8	
CSI_D1	J2.135	CSI_D1	CSI_D1	2.8	-	-	-	Yes	Yes	CSI_D1	CAM_D1	1.8	
Reference Voltage	i.MX31S: J2.173 i.MX27S: J2.173		aama aa ahaya	2.0		aama aa ahaya	1.9 (\/orights)			VPLL2.OUT ² (REG) /	VDDC CDI	1.0	
Reg / Domain	OMAPS: J1.183, J2.173 J2.173	VCAM	same as above	2.8	VCAM	same as above	1.8 (Variable)	Ontional	Ontional	VPLL2 VPLL2	VDDS_SDI	1.8	
VREF_CSI	J2.1/3	V CAIVI	NVCC4	2.8	VCAIVI	NVDD11	1.8 (Variable)	Optional	Optional	VPLL2	-	1.8	

- 1. OMAP35x/VAUX4.OUT VAUX4.OUT must be programmed to the same voltage potential as VIO.SW when using CSI interface.
- 2. OMAP35x/VPLL2.OUT2 REF#0003812: Changed to VIO_1V8 on schematics 1009917 Rev A and later.
- 3. i.MX27/NVDD11 VCAM can be programmed to 1.8/2.5/2.65/2.6/2.75/2.8 volts and still meet the voltage requirements of NVDD11.
- 4. CAM_GLOBAL_RESET/J2.232 Muxed with Bluetooth component. Bluetooth component (U12) must be depopulated.

To provide power for the camera interface signals, the i.MX31 and i.MX27 SOM-LVs use the VCAM regulator and the OMAP354x SOM-LV uses the VPLL2 regulator. A CSI reference voltage is also provided on J2.173.

6.5.2 LCD Interface

The i.MX31, i.MX27, and OMAP35x SOM-LVs all route the primary LCD control signals and the RGB signals in 5:6:5 configurations. All three SOM-LVs support active-matrix TFT color and mono configurations, as well as passive-matrix STN (color and mono). The i.MX27 and i.MX31 SOM-LVs support LCD panels using CPU I/Fs and Sharp HR-TFT like interfaces. The OMAP35x is the only SOM-LV that supports displays that require an RFBI mode interface. Please be aware that some control signals are common between the different SOM-LV modules and some are no connects. See Table 6.25 below for the routing of these signals.

Table 6.25: SOM-LV LCD Interface

			- i ubi		Display Support	criace		i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SOM-LV
				l				IIIIIXO I COIII EV		Cim a cox com 21
		Active TFT	Sharp	Passive		8/16-bit				
LCD Signal	SOM-LV J1/J2 Pin	color/mono	HR-TFT ³	STN/CSTN ²	Serial CPU I/F9	CPU I/F ⁶	RFBI⁴	uP Signal	uP Signal	uP Signal
- V										
	i.MX31S: J1.183									
Reference Voltage	i.MX27S: J2.96, J2.122, J1.183							VIOLO (Reg) /	SW2BOUT (Reg) /	VIO.SW (REG) /
Reg / Domain	OMAPS: J1.110, J1.144							1.8V_NVCC7	DVDD_1.8V	VIO_1V8
LCD_VSYNC	J1.167	Yes	-	Yes	-	-	Yes	VSYNC3	VSYNC	DSS_VSYNC
LCD_HSYNC	J1.165	Yes	-	Yes	-	-	Yes	HSYNC	HSYNC	DSS_HSYNC
LCD_DCLK	J1.171	Yes	-	Yes	-	-	Yes	DISPB_BCLK	LSCLK	DSS_PCLK
LCD_PANEL_PWR	J1.161	-	-	-	SD_D_CLK	-	-	MCU3_22	PB31	GPIO_155
LCD_BACKLIGHT_PWR	J1.163	-	-	-	SD_D_I	-	-	MCU3_20	PC27	GPIO_8
LCD_MDISP	J1.175	Yes	-	Yes	-	-	Yes	DRDY0	SLCDC1_CS	DSS_ACBIAS
LCD_G1	J1.199	Yes	Yes	Yes	-	Yes	Yes	LD7	LD7	DSS_D6
LCD_G2	J1.201	Yes	Yes	Yes	-	Yes ⁷	Yes	LD8	LD8	DSS_D7
LCD_G3	J1.203	Yes	Yes	Yes	-	Yes ⁷	Yes	LD9	LD9	DSS_D8
LCD G4	J1.205	Yes	Yes	Yes	-	Yes ⁷	Yes	LD10	LD10	DSS D9
LCD_D16	J2.188	-	-	-	-	-	Yes	-	-	DSS_D16
LCD D17	J2.186	-	-	-	-	-	Yes	-	-	DSS D17
LCD D18	J2.184	-	-	-	_	_	Yes⁵	-	_	DSS_D18
LCD D19	J2.182	_	-	_	_	 	Yes ⁵	-	_	DSS_D19
LCD D20	J2.180	_	_	_	_	_	Yes ⁵	_	_	DSS D20
LCD D21	J2.178		-	-		 	-	-	-	DSS_D21
LOD_DZ1	i.MX31S J1.183	_		_	_			_	_	D00_D21
Reference Voltage	i.MX27S J2.96, J2.122, J1.183									VPLL2.OUT ¹ (REG) /
Reg / Domain	OMAPS J1.183, J2.173							same as above	same as above	VPLL2
LCD G0	J1.197	Yes	Yes	Yes	_	Yes	Yes	LD6	LD6	DSS D5
LCD_G5	J1.207	Yes	Yes	Yes	_	Yes ⁷	Yes	LD11	LD11	DSS D10
LCD_G3 LCD_B1	J1.211	Yes	Yes	Yes	-	Yes	Yes	LD11	LD1	DSS_D10
LCD_B1	J1.213	Yes	Yes	Yes	-	Yes	Yes	LD2	LD2	DSS_D1
LCD B3	J1.215	Yes	Yes	Yes	-	Yes	Yes	LD3	LD3	DSS D2
LCD B4	J1.217	Yes	Yes	Yes	-	Yes	Yes	LD4	LD4	DSS_D3
LCD B5	J1.219	Yes	Yes	Yes	_	Yes	Yes	LD5	LD5	DSS_D4
LCD_R1	J1.185	Yes	Yes	Yes	_	Yes ⁷	Yes	LD13	LD13	DSS D11
LCD R2	J1.187	Yes	Yes	Yes	_	Yes ⁷	Yes	LD14	LD14	DSS D12
LCD_R3			Yes	Yes	_	Yes ⁷		LD15	LD15	DSS_D12
LCD_R3 LCD_R4	J1.191 J1.193	Yes Yes	Yes	Yes	-	res	Yes Yes	LD15 LD16	LD15	DSS_D13 DSS_D14
LCD_R4 LCD_R5	J1.193 J1.195	Yes	Yes	Yes	-	+	Yes	LD16 LD17	LD16	DSS_D14 DSS_D15
LCD_RS	J2.182	Yes	Yes	Yes	-	Yes	168	LD17 LD0	LD0	
LCD_B0	J2.188	Yes	Yes	Yes		Yes ⁷	-	LD12	LD12	-
LCD_RU LCD CLS	J2.188 J1.155			Yes -	-	-		D3 CLS	CLS	-
_		-	Yes Yes	-	-	-	-	DRDY0	PS	-
LCD_PSAVE LCD_REV	J1.177 J1.173	-	Yes	-	-	-	-	D3_REV	REV	-
LCD_REV LCD_SPL	J1.173 J1.151	-	Yes	-	-	-	-	D3_REV D3_SPL	SPL SPR	-
-		-	Yes			 	<u> </u>	HSYNC	OI-L_OFK	-
LCD_HRLP LCD_SPS	J1.159 J1.157	-	Yes	-	-	-		VSYNC3	-	-
LOD_959	J1.15/	_	res	_	-	-	-	VOTINGS	-	-

Table 6.25: SOM-LV LCD Interface (continued)

				Signals for D	Display Support			i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SOM-LV
LCD Signal	SOM-LV J1/J2 Pin	Active TFT color/mono	Sharp HR-TFT ³	Passive STN/CSTN ²	Serial CPU I/F ⁹	8/16-bit CPU I/F ⁶	RFBI⁴	uP Signal	uP Signal	uP Signal
Reference Voltage Reg / Domain	i.MX31S J1.183 i.MX27S J2.96, J2.122, J1.183 OMAPS J1.183, J2.173							same as above	same as above	VPLL2.OUT ¹ (REG) / VPLL2
LCD_DON	J1.153	-	-	-	SD_D_IO	-	-	MCU3_21	PB30	GPIO.1 (TPSG5950 signal)
LCD_LCS0	J2.154	-	-	1-1	-	Yes	-	LCS0	-	-
LCD_PAR_RS	J2.164	-	-	-	-	Yes	-	PAR_RS	-	-
LCD_READ	J2.160	-	-	-	-	Yes	-	READ	-	-
LCD_SER_RS	J1.166	-	-	-	SD_SER_RS	-	-	SER_RS	-	-
LCD_VSYNC0	J2.162	-	-	-	-	Yes	-	VSYNC0	-	-
LCD_WRITE	J2.158	-	-	-	-	Yes	-	WRITE	-	-
LCD_CONTRAST	J2.156	-	-	-	-	-	-	CONTRAST	CONTRAST	-
LCD_OE_ACD	J1.38	-	-	-	-	-	-	-	OE_ACD	-
LCD_D22	J2.176	-	-	-	-	-	-	-	-	DSS_D22
LCD_D23	J2.174	-	-	-	-	-	-	-	-	DSS_D23
LCD_CLK_RETURN	J1.179	-	-	-	-	-	-	-	-	-
LCD_LCS1	J2.135	-	-	-	DISPB_D1_CS ¹⁰	-	-	LCS1		
LCD_MOD	J1.181	-	-	-	-	-	-	-	-	-
Reference Voltage Reg / Domain	i.MX31S: J1.183 i.MX27S: J2.96, J2.122, J1.183 OMAPS: J2.122							VRF1 (REG) / 2.7V_NVCC6/NVCC9		
LCD_SER_D2_CS	J2.126	-	-	-	SD_D2_CS ^{8, 10}	-	-	SRST0	-	-
LCD_SER_VSYNC	J2.132			-	SD_D12_VSYNC ⁸		-	SVEN0	-	

Note(s):

- 1. VPLL2.OUT must remain programmed to the same voltage potential as VIO.SW when using LCD interface.
- 2. STN (mono/color) displays will typically use 4 or 8 data signals, meaning all of the data signals would not be used.
- 3. The Sharp HR-TFT displays using the typical HR-TFT interface are supported directly with the i.MX27 and i.MX31 SOM-LV modules. This interface is also seen on some AD-TFT LCD panels.
- 4. Supported only by the OMAP35x SOM-LV.
- 5. Signals required only when using a second LCD panel.
- 6. Both system 80 and system 68k asynchronous interfaces are supported by the i.MX31 SOM-LV. Refer to the MCIMX31 Datasheet and Technical Reference Manual for more information.
- 7. Required only for 16-bit interface.
- 8. Voltage translators will be required on baseboard for 1.8V interface to LCD.
- 9. 3-, 4-, and 5-wire asynchronous serial interfaces are supported by the i.MX31 SOM-LV. Refer to the MCIMX31 Datasheet and Technical Reference Manual for more information.
- 10. Only one chip select signal is required between DISPB_D1_CS and SD_D2_CS when using the serial interface.

TV_OUT2 2,3

1.8

6.5.3 TV Display Interface

The OMAP35x SOM-LV supports interfacing to TV displays using an integrated TV OUT Encoder module within the OMAP35x SOC. The TV OUT Encoder module can connect in either S-Video mode or composite mode. See Table 6.26 below for details.

				i.MX31 SOM-LV	i.MX27 SOM-LV	OMAP35x SON	1-LV
TV Signal	S-Video	Composite	J1/J2 Pin	SOM-LV Signal	SOM-LV Signal	SOM-LV Signal	Voltage
Reference Voltage						VDAC.OUT (LDO) /	
Reg / Domain	-	-	-	-	-	VDAC	1.8 ¹
TV_OUT1	Luminance Output	Composite Output	J2.194	-	-	TV_OUT1 2,3	1.8 ¹

J2.192

Table 6.26: SOM-LV TV Display Interface

Note(s):

TV OUT2

- 1. VDAC.OUT on the OMAP35x SOM-LV can be programmed to any of the following voltages (1.2 V, 1.3 V,1.8 V).
- 2. TV_OUT1 and TV_OUT2 are very high-frequency analog signals and must be routed with extreme care. As a result, the path of these signals should be as short as possible and as isolated as possible from other interfering signals.
- 3. The TV OUT pins must have a characteristic impedance of 75, starting from the closest possible location to the OMAP35x SOM-LV.

6.6 BDM/JTAG Interface

Chrominance Output

The BDM/JTAG interface provides access to on-chip debugging features in order to control and monitor the microcontroller. Access to the BDM/JTAG interface occurs through a 20-pin 100mil stake header. The specific pins are detailed in Table 6.27 below.

To access the BDM/JTAG interface on the i.MX31, i.MX27, and OMAP35x SOM-LVs, Logic uses Abatron BDI tools because of their robustness and feature-rich functionally. Details of Abatron BDI tools are available online at: http://www.abatron.ch/.

OMAP35x SOM-LV SOM-LV Signal J1/J2 Pin **SOM-LV Signal** i.MX31 Signal i.MX27 Signal SOM-LV Signal OMAP35x Signal **Debug Signal** Reference Voltage VRF1 (REG) / SW2BOUT (REG) / VIO.SW (REG) / Reg / Domain 2.7V_NVCC6/NVCC9 NVCC6 DVDD_1.8V VIO_1V8 J2.122 NVDD8/NVDD13 **VDDS** nTRST uP nTRST TRSTB uP nTRST TRST B uP nTRST JTAG_nTRST J2.116 JTAG_TDI TDI TDI J2.118 uP TDI TDI uP_TDI uP TDI TMS uP TMS TMS uP TMS TMS uP TMS JTAG TMS TMSC J2.108 TCK uP TCK TCK uP TCK JTAG_TCK TCK J2.110 uP_TCK JTAG_RTCK RTCK J2.120 uP RTCK RTCK uP RTCK/1WIRE RTCK/OWIRE uP RTCK J2.114 TDO JTAG_TDO TDO uP TDO TDO uP TDO uP TDO MSTR_nRST MSTR_nRST POR_B POWER ON RESET POWER ON RESET MSTR_nRST SYS_nRESPWRON J1.227 DE J1.106 uP DE DE B uP_TEST1 SJC_MOD uP_TEST1 J2.102 uP TEST2 J2.104 uP TEST2 CE CONTROL uP DE J2.106 uP DE DE B JTAG_EMU0 EMU0 J2.154 uP_GPIO_1 J2.152 uP_GPIO_2 JTAG_EMU1 EMU1

Table 6.27: SOM-LV JTAG Interface


The baseboard design for all three SOM-LV modules must have a 10K pull-down to ground as shown in Figure 6.2 below.

The recommended schematic connection and layout for the JTAG interface can be seen in Figure 6.2 below. The layout is a top view of the recommended 100mil connector.

Figure 6.2: Recommended JTAG Interface Connection

7 Summary

This Application Note attempts to explain the differences between the i.MX31, i.MX27, and the OMAP35x SOM-LVs to help in creating a mutually compatible baseboard design. However, designers should take great care when attempting to use any combination of modules with the same baseboard, as tradeoffs may be necessary for a successful design.



			i.M	X31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
1	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
2	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	1/0	NA	Reserved for future use. Do not connect.	RFU	I/O	NΙΛ		Same on i.MX31, i.MX27 & OMAP35x
	KFU	1/0	INA	Reserved for fature use. Do flot conflect.	KFU	1/0	INA		RFU	1/0	INA	Reserved for future use. Do flot conflect.	Same on i.MX31, i.MX27 &
3	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.		I/O	NA	Reserved for future use. Do not connect.	OMAP35x
4	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.		I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
5	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA		Same on i.MX31, i.MX27 & OMAP35x
6	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA		Same on i.MX31, i.MX27 & OMAP35x
7	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	RFU	I/O	NA		RFU	I/O			RFU	I/O			Same on i.MX31, i.MX27 & OMAP35x
9	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA		Same on i.MX31, i.MX27 & OMAP35x
	RFU	I/O	NA		RFU	I/O			RFU	I/O			Same on i.MX31, i.MX27 & OMAP35x
	DGND		GND		DGND	1			DGND		GND		Same on i.MX31, i.MX27 & OMAP35x
	DGND			5 5	DGND			į į	DGND		GND	ů ů	Same on i.MX31, i.MX27 & OMAP35x
	uP_nWAKEUP		1.8V	Active low. Software can use this signal as an interrupt to transition to RUN state from lower power states. Software is required for proper operation. This	uP_nWAKEUP	I		Active low. Software can use this signal as an interrupt to transition to RUN state from lower power states. Software is required for proper operation. This	uP_nWAKEUP		MAIN_BAT TERY	Active low. Software can use this signal as an	This signals should only be driven low from the baseboard for compatiability for all 3 SOM-LV cards.
14	ETHER_TX+	0	3.3V	This output pair drives 10/100 Mb/s Manchester- encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER_TX(-). Requires external magnetics. See example SDK baseboard designs for reference components.	ETHER_TX+	0		This output pair drives 10/100 Mb/s Manchester- encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER_TX(-). Requires external magnetics. See example LV-Baseboard designs for reference components.	ETHER_TX+	0	3.3V	This output pair drives 10/100 Mb/s data to the transmit lines. Route as differential pair with ETHER_TX Requires external magnetics. See example LV-Baseboard design for reference	Layout your baseboard identical to the LITEKIT baseboard LPD#1005441 with R1, R4, C1, and C2 populated will be compatiable with all 3 SOM-LV cards.
15	nSUSPEND	I	2.7V	Active low. Software can use this signal to enter low power states from RUN mode. Software is required for correct operation. This signal has a 10K pull-up.	nSUSPEND	-		Active low. Software can use this signal to enter low power states from RUN mode. Software is required for correct operation. This signal has a 10K pull-up.	nSUSPEND	-	1.8V		Same on i.MX31, i.MX27 and OMAP35x.
16	ETHER_TX-	0	3.3V	This output pair drives 10/100 Mb/s Manchester- encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER_TX(+). Requires external magnetics. See example SDK baseboard designs for reference components.	ETHER_TX-	0		This output pair drives 10/100 Mb/s Manchester- encoded data to the 10/100 BASE-T transmit lines. Route as differential pair with ETHER_TX(+). Requires external magnetics. See example LV- Baseboard designs for reference components.	ETHER_TX-	0	3.3V	This output pair drives 10/100 Mb/s data to the transmit lines. Route as differential pair with ETHER_TX+. Requires external magnetics. See example LV-Baseboard design for reference	Layout your baseboard identical to the LITEKIT baseboard LPD#1005441 with R1, R4, C1, and C2 populated will be compatiable with all 3 SOM-LV cards.
17	nSTANDBY	1	2.7V	Active low. Software can use this signal to enter low power states from RUN mode. Software is required for correct operation. This signal has a 10K pull-up.	nSTANDBY	ı		Active low. Software can use this signal to enter low power states from RUN mode. Software is required for correct operation. This signal has a 10K pull-up.	nSTANDBY	I	1.8V	·	Same on i.MX31, i.MX27 and OMAP35x.
18	ETHER_RX+	I	3.3V	This input pair receives 10/100 Mb/s Manchester- encoded data from the 10/100 BASE-T receive lines. Route as differential pair with ETHER_RX(-). Requires external magnetics. See example SDK baseboard designs for reference components.	ETHER_RX+	I		This input pair receives 10/100 Mb/s Manchester- encoded data from the 10/100 BASE-T receive lines. Route as differential pair with ETHER_RX(-). Requires external magnetics. See example LV-Baseboard designs for reference components.	ETHER_RX+	ı	3.3V	This input pair receives 10/100 Mb/s data from the receive lines. Route as differential pair with ETHER_RX Requires external magnetics. See example LV-Baseboard design for reference	Lay out your baseboard identical to the LITEKIT baseboard LPD#1005441 with R1, R4, C1, and C2 populated will be compatiable with all 3 SOM-LV cards.

			i.M	X31 J1 Connector			i.M	X27 J1 Connector		OMA	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O Voltage	Description	Migration Notes
19	USB1_ID	I/O		Tie to pin four of a USB 2.0 OTG compliant connector. This signal negotiates host/device operation with an external USB product. See example SDK baseboard designs for reference components.	USB1_ID	I/O	5.0V	Tie to pin four of a USB 2.0 OTG compliant connector. This signal negotiates host/device operation with an external USB product. See example LV-Baseboard designs for reference components.	USB1_ID	I/O 5.0V	· · · · · · · · · · · · · · · · · · ·	See USB section for compatibility information.
20	ETHER_RX-	_		This input pair receives 10/100 Mb/s Manchester- encoded data from the 10/100 BASE-T receive lines. Route as differential pair with ETHER_RX(+). Requires external magnetics. See example SDK baseboard designs for reference components.	ETHER_RX-	_		This input pair receives 10/100 Mb/s Manchester- encoded data from the 10/100 BASE-T receive lines. Route as differential pair with ETHER_RX(+). Requires external magnetics. See example LV- Baseboard designs for reference components.	ETHER_RX-		This input pair receives 10/100 Mb/s data from the receive lines. Route as differential pair with ETHER_RX+. Requires external magnetics. See example LV-Baseboard design for reference	Lay out your baseboard identical to the LITEKIT baseboard LPD#1005441 with R1, R4, C1, and C2 populated will be compatiable with all 3 SOM-LV cards.
21	USB1_VBUS	I		Ties to pin one of a USB 2.0 OTG compliant connector. This signal indicates to the USB controller that an external USB Host has been connected as well as provides power to USB Device peripherals. See example SDK baseboard designs for reference components.	USB1_VBUS	I	5.0V	Ties to pin one of a USB 2.0 OTG compliant connector. This signal indicates to the USB controller that an external USB Host has been connected as well as provides power to USB Device peripherals. See example LV-Baseboard designs for reference components.	USB1_VBUS	I/O 5.0V	Ties to pin one of a USB 2.0 OTG compliant connector. This signal indicates to the USB controller that an external USB Host has been connected or can provide power to USB Device peripherals. See example LV-Baseboard design for reference components.	See USB section for compatibility information.
	ACT_nLNK_LED/LA N_LED2	0	3.3V	designs for reference components.	ACT_nLNK_LED/LA N_LED2	0		designs for reference components.	ACT_nLNK_LED/LA N_LED2	O 3.3V	indicating activity. See example LV-Baseboard design for reference components.	LAN9117-MT on i.MX31, LAN8700 on i.MX27, LAN9211 on OMAP35x
23	USB1_nOC	I		Active low. USB OTG over current flag. Indicates to PHY an over current condition exists on the USB OTG port.	USB1_nOC	I	3.3V	Active low. USB OTG over current flag. Indicates to PHY an over current condition exists on the USB OTG port.	USB1_nOC		Active low. USB OTG over current flag. Indicates to PHY an over current condition exists on the USB OTG port.	See USB section for compatibility information.
	SPD_LED_n100M_ 10M/LAN_LED1	0			SPD_LED_n100M_ 10M/LAN_LED1	0		•	SPD_LED_n100M_ 10M/LAN_LED1	O 3.3V	Active low. Asserts to indicate operation speed, either 10Mbs (high) or 100Mbs (low) connection. See example LV-Baseboard design for reference components.	LAN9117-MT on i.MX31, LAN8700 on i.MX27, LAN9211 on OMAP35x
25	USB1_PWR_nEN	0		Active low. USB OTG power enable. Enables power to the external USB power switch. See example SDK baseboard designs for reference components.	USB1_PWR_nEN	0	3.3V	Active low. USB OTG power enable. Enables power to the external USB power switch. See example LV-Baseboard designs for reference components.	USB1_PWR_nEN	O 1.8V	Active low. USB OTG power enable. Enables power to the external USB power switch.	See USB section for compatibility information.
26	VREF_ETHERNET	0		AC coupled to GND. Output from the SOM-LV that drives the impedance network and magnetics. Specific to Ethernet PHY requirements. See example SDK baseboard designs for reference components.	3.3V	0		AC coupled to GND. Output from the SOM-LV that drives the impedance network and magnetics. Specific to Ethernet PHY requirements. See example LV-Baseboard designs for reference components.		O 3.3V		Same on i.MX31, i.MX27 and OMAP35x, see ethernet section for detail information.
27	USB1_D+	I/O		USB OTG port 1 I/O data plus signal. Route as differential pair with USB1_D Follow USB 2.0 routing guidelines. Route pair with 90 ohms differential impedance.	USB1_D+	I/O	Variable	USB OTG port 1 I/O data plus signal. Route as differential pair with USB1_D Follow USB 2.0 routing guidelines. Route pair with 90 ohms differential impedance.		I/O Variable	impedance.	See USB section for compatibility information.
28	uP_AUX_CLK	0	1.8V	Processor's CLKO output.	uP_AUX_CLK	0	1.8V	Processor's CLKO output.	RFU	I/O NA		See pwr/clk/rst section for more information
	USB1_D-			USB OTG port 1 I/O data minus signal. Route as differential pair with USB1_D+. Follow USB 2.0 routing guidelines. Route pair with 90 ohms	USB1_D-	•	Variable	USB OTG port 1 I/O data minus signal. Route as differential pair with USB1_D+. Follow USB 2.0 routing guidelines. Route pair with 90 ohms			USB OTG port 1 I/O data minus signal. Route as differential pair with USB1_D+. Follow USB 2.0 routing guidelines. Route pair with 90 ohms differential impedance.	See USB section for compatibility information.
30	PWR_ON	I		Active high. Software can use this signal to enter RUN from low power modes. Software is required for correct operation. This signal has a 10K pull-up.	PWR_ON	I	2.7V	Active high. Software can use this signal to enter RUN from low power modes. Software is required for correct operation. This signal has a 10K pull-up.	RFU	I/O NA		Same on i.MX31 and i.MX27. Signal is routed to Altas on both SOMs, RFU on OMAP35x
31	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
32	DGND	_ <u></u>	GND	Ground. Connect to digital ground.	DGND	 	GND	Ground. Connect to digital ground.	DGND	I GND		Same on i.MX31, i.MX27 & OMAP35x

Pin Signa	al Name	i.MX31 J1 Connector						X27 J1 Connector			O 1111	AP35x J1 Connector	
	arrianic	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
				USB Host port 2 I/O data plus signal. Route as differential pair with USB2_D Follow USB 2.0 routing				USB Host port 2 I/O data plus signal. Route as differential pair with USB2_D Follow USB 2.0 routing				USB Host port 2 I/O data plus signal. Route as differential pair with USB2_D Follow USB 2.0 routing	
	_			guidelines. Route pair with 90 ohms differential				guidelines. Route pair with 90 ohms differential				•	See USB section for
33 USB	2_D+		3.3V	impedance.	USB2_D+	I/O	Variable	impedance.	USB2_D+	I/O	Variable	•	compatibility information.
34 uP_0	GPIO_7		2.7V (NVCC6)	Processor GPIO available to user.	uP_TIMER_OUT	0	1.8V	Processor GPIO available to user.	uP_GPIO_7	I/O	1.8V		See GPIO section for compatibility information
				USB Host port 2 I/O data minus signal. Route as differential pair with USB2_D+. Follow USB 2.0				USB Host port 2 I/O data minus signal. Route as differential pair with USB2_D+. Follow USB 2.0				USB Host port 2 I/O data minus signal. Route as differential pair with USB2_D+. Follow USB 2.0 routing	
35 USB	2_D-	I/O		routing guidelines. Route pair with 90 ohms differential impedance.	USB2_D-	I/O		routing guidelines. Route pair with 90 ohms differential impedance.	USB2_D-	I/O	Variable	•	See USB section for compatibility information.
36 uP_0	GPIO_6		2.7V (NVCC6)	Processor GPIO available to user.	uP_TIMER_IN	I	1.8V	Processor GPIO available to user.	uP_GPIO_6	I/O	1.8V		See GPIO section for compatibility information
				Active low. USB Host over current flag. Indicates to				Active low. USB Host over current flag. Indicates to				Active low. USB Host over current flag. Indicates to	
				PHY an over current condition exists on the USB				PHY an over current condition exists on the USB				PHY an over current condition exists on the USB Host	
37 USB	2_nOC		3.3V	Host port.	USB2_nOC	I	3.3V	Host port.	USB2_nOC	I	3.3V	port.	compatibility information.
			2.7V										See GPIO section for
38 uP_0	GPIO_5	I/O	(NVCC5)	Processor GPIO available to user.	LCD_OE_ACD	0	1.8V	Processor GPIO available to user.	uP_GPIO_5	I/O	1.8V	TPS65950 GPIO.7.	compatibility information
				Active low. USB Host power enable. Enables power				Active low. USB Host power enable. Enables power				Active low. USB Host power enable. Enables power to	
201160	2 PWR nEN			to the external USB power switch. See example SDK baseboard designs for reference components.	LICES DIVID SEN			to the external USB power switch. See example	USB2_PWR_nEN		5.0V	· · · · · · · · · · · · · · · · · · ·	See USB section for
39 036	2_PWR_HEIN	0	5.UV	baseboard designs for reference components.	USB2_PWR_nEN	0	5.0 V	LV-Baseboard designs for reference components.	USBZ_PWK_NEN	0	5.00	<u> </u>	compatibility information.
40 uP_[D0	I/O	1.8V	Processor Host bus (WEIM bus) data bit 0.	uP_D0	I/O	1.8V	Processor Host bus (WEIM bus) data bit 0.	uP_D0	0	1.8V		See memory section for compatibility information. Same on i.MX31, i.MX27 &
41 RFU		RFU	NΔ	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NΔ	Reserved for future use. Do not connect.	OMAP35x
411110		I C	147 (reserved for fatare asc. Be not connect.	141 0	", 0	14/ (Treserved for ratare ase. Be not connect.	141 0	",	1471		See memory section for
42 uP_[D1	I/O	1.8V	Processor Host bus (WEIM bus) data bit 1.	uP_D1	I/O	1.8V	Processor Host bus (WEIM bus) data bit 1.	uP_D1	0	1.8V	Processor GPMC bus data bit 1.	compatibility information. Same on i.MX31, i.MX27 &
43 RFU		RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA		OMAP35x
					0	., 0			0	., 0			See memory section for
44 uP_0	D2	I/O	1.8V	Processor Host bus (WEIM bus) data bit 2.	uP_D2	I/O	1.8V	Processor Host bus (WEIM bus) data bit 2.	uP_D2	0	1.8V		compatibility information.
				,	_			,	_				Same on i.MX31, i.MX27 &
45 RFU		RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
46 uP_[D3	I/O	1.8V	Processor Host bus (WEIM bus) data bit 3.	uP_D3	I/O	1.8V	Processor Host bus (WEIM bus) data bit 3.	uP_D3	0	1.8V		See memory section for compatibility information.
													Same on i.MX31, i.MX27 &
47 RFU	l	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
48 uP_[D4	I/O	1.8V	Processor Host bus (WEIM bus) data bit 4.	uP_D4	I/O	1.8V	Processor Host bus (WEIM bus) data bit 4.	uP_D4	0	1.8V		See memory section for compatibility information.
49 3.3V	' nEN	0		3.3V external enable pin. Active low, signals to the baseboard the 3.3V supply should be enabled.	3.3V_nEN	0		3.3V external enable pin. Active low, signals to the baseboard the 3.3V supply should be enabled.	3.3V_nEN (DGND)	0	1.8V	3.3V external enable pin. Active low, signals to the baseboard the 3.3V supply should be enabled.	Same on i.MX31, i.MX27 and OMAP35x.
				'''	_				_ ,				See memory section for
50 uP_[D5	I/O	1.8V	Processor Host bus (WEIM bus) data bit 5.	uP_D5	I/O	1.8V	Processor Host bus (WEIM bus) data bit 5.	uP_D5	0	1.8V		compatibility information. Same on i.MX31, i.MX27 &
51 DGN	ND .	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	OMAP35x
52 DGN	ID	I	GND	Ground. Connect to digital ground.	DGND	I			DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
53 A0 (I	DGND)	0	GND	Processor Host bus (WEIM bus) address bit 0.	A0 (DGND)	0		Processor Host bus (WEIM bus) address bit 0. (see note 1 at the end of this table)	A0 (DGND)	0	1.8V	Processor GPMC bus address bit 0.	Same on i.MX31, i.MX27 & OMAP35x
54 uP_[D6	I/O	1.8V	Processor Host bus (WEIM bus) data bit 6.	uP_D6	I/O	1.8V	Processor Host bus (WEIM bus) data bit 6.	uP_D6	0	1.8V		See memory section for compatibility information.
													See memory section for
55 A1 (u	uP_MA0)	0	1.8V	Processor Host bus (WEIM bus) address bit 1.	A1 (uP_MA0)	0	1.8V	Processor Host bus (WEIM bus) address bit 1.	A1 (uP_LA1)	0	1.8V	Latched Processor GPMC bus address bit 1.	compatibility information.
56 uP_0	D7	I/O	1.8V	Processor Host bus (WEIM bus) data bit 7.	uP_D7	I/O	1.8V	Processor Host bus (WEIM bus) data bit 7.	uP_D7	0	1.8V		See memory section for compatibility information.
57 A2 (ι	uP_MA1)	О	1.8V	Processor Host bus (WEIM bus) address bit 2.	A2 (uP_MA1)	0	1.8V	Processor Host bus (WEIM bus) address bit 2.	A2 (uP_LA2)	0	1.8V	Latched Processor GPMC bus address bit 2.	See memory section for compatibility information.
58 uP_[D8	I/O	1.8V	Processor Host bus (WEIM bus) data bit 8.	uP_D8	I/O	1.8V	Processor Host bus (WEIM bus) data bit 8.	uP_D8	0	1.8V		See memory section for compatibility information.

			i.M	X31 J1 Connector			i.M	IX27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
59	A3 (uP_MA2)	0	1.8V	Processor Host bus (WEIM bus) address bit 3.	A3 (uP_MA2)	0	1.8V	Processor Host bus (WEIM bus) address bit 3.	A3 (uP_LA3)	0	1.8V	Latched Processor GPMC bus address bit 3.	See memory section for compatibility information.
60	uP_D9	I/O	1.8V	Processor Host bus (WEIM bus) data bit 9.	uP_D9	I/O	1.8V	Processor Host bus (WEIM bus) data bit 9.	uP_D9		1.8V	Processor GPMC bus data bit 9.	See memory section for compatibility information.
60	ur_D9	1/0	1.0 V	Processor Host bus (WEIIVI bus) data bit 9.	ur_D9	1/0	1.0 V	Processor Host bus (WEIW bus) data bit 9.	ur_D9	U	1.00	Processor Grivic bus data bit 9.	See memory section for
61	A4 (uP_MA3)	0	1.8V	Processor Host bus (WEIM bus) address bit 4.	A4 (uP_MA3)	0	1.8V	Processor Host bus (WEIM bus) address bit 4.	A4 (uP_LA4)	0	1.8V	Latched Processor GPMC bus address bit 4.	compatibility information. See memory section for
62	uP_D10	I/O	1.8V	Processor Host bus (WEIM bus) data bit 10.	uP_D10	I/O	1.8V	Processor Host bus (WEIM bus) data bit 10.	uP_D10	0	1.8V	Processor GPMC bus data bit 10.	compatibility information.
63	A5 (uP_MA4)	0	1.8V	Processor Host bus (WEIM bus) address bit 5.	A5 (uP_MA4)	0	1.8V	Processor Host bus (WEIM bus) address bit 5.	A5 (uP_LA5)	0	1.8V	Latched Processor GPMC bus address bit 5.	See memory section for compatibility information.
64	uP_D11	I/O	1.8V	Processor Host bus (WEIM bus) data bit 11.	uP_D11	I/O	1.8V	Processor Host bus (WEIM bus) data bit 11.	uP_D11	0	1.8V	Processor GPMC bus data bit 11.	See memory section for compatibility information.
65	A6 (uP_MA5)	0	1.8V	Processor Host bus (WEIM bus) address bit 6.	A6 (uP_MA5)	0	1.8V	Processor Host bus (WEIM bus) address bit 6.	A6 (uP_LA6)	0	1.8V	Latched Processor GPMC bus address bit 6.	See memory section for compatibility information.
66	uP_D12	I/O	1.8V	Processor Host bus (WEIM bus) data bit 12.	uP_D12	I/O	1.8V	Processor Host bus (WEIM bus) data bit 12.	uP_D12	0	1.8V	Processor GPMC bus data bit 12.	See memory section for compatibility information.
67	A7 (uP_MA6)	0	1.8V	Processor Host bus (WEIM bus) address bit 7.	A7 (uP_MA6)	0	1.8V	Processor Host bus (WEIM bus) address bit 7.	A7 (uP_LA7)	0	1.8V	Latched Processor GPMC bus address bit 7.	See memory section for compatibility information.
68	uP_D13	I/O	1.8V	Processor Host bus (WEIM bus) data bit 13.	uP_D13	I/O	1.8V	Processor Host bus (WEIM bus) data bit 13.	uP_D13	0	1.8V	Processor GPMC bus data bit 13.	See memory section for compatibility information.
	A8 (uP MA7)	0	1.8V	Processor Host bus (WEIM bus) address bit 8.	A8 (uP_MA7)	0	1.8V	Processor Host bus (WEIM bus) address bit 8.	A8 (uP_LA8)		1.8V	Latched Processor GPMC bus address bit 8.	See memory section for compatibility information.
	uP_D14	I/O		Processor Host bus (WEIM bus) data bit 14.	uP_D14	I/O	1.8V	Processor Host bus (WEIM bus) data bit 14.	uP D14		1.8V	Processor GPMC bus data bit 14.	See memory section for compatibility information.
	DGND	1		Ground. Connect to digital ground.	DGND	1	GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
	DGND			Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
	A9 (uP_MA8)		1.8V	Processor Host bus (WEIM bus) address bit 9.			1.8V		A9 (uP_LA9)		1.8V	Latched Processor GPMC bus address bit 9.	See memory section for compatibility information.
	uP_D15	1/0		Processor Host bus (WEIM bus) data bit 15.	A9 (uP_MA8) uP_D15	1/0	1.8V	Processor Host bus (WEIM bus) address bit 9. Processor Host bus (WEIM bus) data bit 15.	, = ,	0		Processor GPMC bus data bit 15.	See memory section for compatibility information.
	A10 (uP_MA9)	0	1.8V	Processor Host bus (WEIM bus) address bit 10.	A10 (uP_MA9)	0	1.8V	Processor Host bus (WEIM bus) address bit 10.	A10 (uP_LA10)		1.8V	Latched Processor GPMC bus address bit 10.	See memory section for compatibility information.
		RFU				1/0						Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	RFU			Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D16 (RFU)	I/O			See memory section for
77	A11 (uP_MA10)	0	1.8V	Processor Host bus (WEIM bus) address bit 11.	A11 (uP_MA10)	0	1.8V	Processor Host bus (WEIM bus) address bit 11.	A11 (uP_LA11)	0	1.8V	Latched Processor GPMC bus address bit 11.	compatibility information. Same on i.MX31, i.MX27 &
78	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D17 (RFU)	I/O	NA	Reserved for future use. Do not connect.	OMAP35x See memory section for
79	A12 (uP_MA11)	0	1.8V	Processor Host bus (WEIM bus) address bit 12.	A12 (uP_MA11)	0	1.8V	Processor Host bus (WEIM bus) address bit 12.	A12 (uP_LA12)	0	1.8V	Latched Processor GPMC bus address bit 12.	compatibility information.
80	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D18 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
81	A13 (uP_MA12)	0	1.8V	Processor Host bus (WEIM bus) address bit 13.	A13 (uP_MA12)	0	1.8V	Processor Host bus (WEIM bus) address bit 13.	A13 (uP_LA13)	0	1.8V	Latched Processor GPMC bus address bit 13.	See memory section for compatibility information.
82	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D19 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
83	A14 (uP_A13)	0	1.8V	Processor Host bus (WEIM bus) address bit 14.	A14 (uP_A13)	0	1.8V	Processor Host bus (WEIM bus) address bit 14.	A14 (uP_LA14)	0	1.8V	Latched Processor GPMC bus address bit 14.	See memory section for compatibility information.
84	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D20 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
85	A15 (uP_A14)	0	1.8V	Processor Host bus (WEIM bus) address bit 15.	A15 (uP_A14)	0	1.8V	Processor Host bus (WEIM bus) address bit 15.	A15 (uP_LA15)	0	1.8V	Latched Processor GPMC bus address bit 15.	See memory section for compatibility information.
86	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D21 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
87	A16 (uP_A15)	0	1.8V	Processor Host bus (WEIM bus) address bit 16.	A16 (uP_A15)	0	1.8V	Processor Host bus (WEIM bus) address bit 16.	A16 (uP_LA16)	0	1.8V	Latched Processor GPMC bus address bit 16.	See memory section for compatibility information.
88	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D22 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x

			i.M	X31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
89	A17 (uP_A16)	0	1.8V	Processor Host bus (WEIM bus) address bit 17.	A17 (uP_A16)	0	1.8V	Processor Host bus (WEIM bus) address bit 17.	A17 (uP_A1)	0	1.8V	Processor GPMC bus address bit 17.	See memory section for compatibility information.
90	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D23 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
91	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
92	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
93	A18 (uP_A17)	0	1.8V	Processor Host bus (WEIM bus) address bit 18.	A18 (uP_A17)	0	1.8V	Processor Host bus (WEIM bus) address bit 18.	A18 (uP_A2)	0	1.8V	Processor GPMC bus address bit 18.	See memory section for compatibility information.
94	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D24 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
95	A19 (uP_A18)	0	1.8V	Processor Host bus (WEIM bus) address bit 19.	A19 (uP_A18)	0	1.8V	Processor Host bus (WEIM bus) address bit 19.	A19 (uP_A3)	0	1.8V	Processor GPMC bus address bit 19.	See memory section for compatibility information.
96	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D25 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
97	A20 (uP_A19)	0	1.8V	Processor Host bus (WEIM bus) address bit 20.	A20 (uP_A19)	0	1.8V	Processor Host bus (WEIM bus) address bit 20.	A20 (uP_A4)	0	1.8V	Processor GPMC bus address bit 20.	See memory section for compatibility information.
98	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D26 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
99	A21 (uP_A20)	0	1.8V	Processor Host bus (WEIM bus) address bit 21.	A21 (uP_A20)	0	1.8V	Processor Host bus (WEIM bus) address bit 21.	A21 (uP_A5)	0	1.8V	Processor GPMC bus address bit 21.	See memory section for compatibility information.
100	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D27 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
101	A22 (uP_A21)	0	1.8V	Processor Host bus (WEIM bus) address bit 22.	A22 (uP_A21)	0	1.8V	Processor Host bus (WEIM bus) address bit 22.	A22 (uP_A6)	0	1.8V	Processor GPMC bus address bit 22.	See memory section for compatibility information.
102	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D28 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
103	A23 (uP_A22)	0	1.8V	Processor Host bus (WEIM bus) address bit 23.	A23 (uP_A22)	0	1.8V	Processor Host bus (WEIM bus) address bit 23.	A23 (uP_A7)	0	1.8V	Processor GPMC bus address bit 23.	See memory section for compatibility information.
104	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D29 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
105	A24 (uP_A23)	0	1.8V	Processor Host bus (WEIM bus) address bit 24.	A24 (uP_A23)	0	1.8V	Processor Host bus (WEIM bus) address bit 24.	A24 (uP_A8)	0	1.8V	Processor GPMC bus address bit 24.	See memory section for compatibility information.
106	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D30 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
107	A25 (uP_A24)	0	1.8V	Processor Host bus (WEIM bus) address bit 25.	A25 (uP_A24)	0	1.8V	Processor Host bus (WEIM bus) address bit 25.	A25 (uP_A9)	0	1.8V	Processor GPMC bus address bit 25.	See memory section for compatibility information.
108	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	D31 (RFU)	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
109	uP_nWAIT	I	1.8V	Active low. Processor Host bus (WIEM bus) ECB signal. Used to extend bus transactions beyond programmed wait states. The external device signals completion of the cycle by deasserting the uP_nWAIT signal. This signal has a 2.2K pull-up.	uP_nWAIT	I	1.8V	Active low. Processor Host bus (WIEM bus) ECB signal. Used to extend bus transactions beyond programmed wait states. The external device signals completion of the cycle by deasserting the uP_nWAIT signal. This signal has a 2.2K pull-up.	uP_nWAIT	_	1.8V	Active low. Processor bus GPMC_WAIT1 signal. Used to extend bus transactions beyond programmed wait states. The external device signals completion of the cycle by deasserting the uP_nWAIT signal. This signal has a 1K pull-up.	Same on i.MX31, i.MX27 & OMAP35x
110	VREF_DATA_BUS	0	1.8V	Voltage reference output created on SOM-LV for the data bus.	VREF_DATA_BUS	0	1.8V	Voltage reference output created on SOM-LV for the data bus.	VREF_DATA_BUS (VIO_1V8)	0	1.8V	Voltage reference output created on SOM-LV for the data bus.	Voltage Reference on all modules. (See IRQ routing section for additional information.)
111	DGND	I	GND	Ground. Connect to digital ground.	DGND	L	GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
112	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
113	uP_nIRQD	I	2.7V (NVCC8)	Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nlRQD	ı	1.8V	Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nIRQD (CSI_D11)	I	1.8V	Active low. Software can use as a hardware interrupt.	This signals should only be driven low from the baseboard for compatiability for all three SOM-LV cards. (See IRQ routing section for additional information.)

			i.M	X31 J1 Connector			i.M	X27 J1 Connector	OMAP35x J1 Connector			AP35x J1 Connector	
_	ignal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
	F_nCE			Active low. Memory mode only CompactFlash chip				Active low. Memory mode only CompactFlash chip					See pcmcia/cf section for
114 (8	SLOW_nCS)	0	1.8V	enable. (see note 2)	SLOW_nCS	0	1.8V	enable. (see note 2)	RFU	I/O	NA	Reserved for future use. Do not connect.	compatibility information.
115 u	P_nIRQC	I		Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nIRQC	I		Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nIRQC	I	1.8V		This signals should only be driven low from the baseboard for compatiability for all three SOM-LV cards. (See IRQ routing section for additional information.)
	F_nWE IP_nEB0)	0		Active low. Memory mode CompactFlash write enable signal. Indicates the current SOM-LV bus transaction is writing data to the CompactFlash card. (see note 2)		0		Active low. Memory mode CompactFlash write enable signal. Indicates the current SOM-LV bus transaction is writing data to the CompactFlash card. (see note 2)		I/O	NA		See pcmcia/cf section for compatibility information.
117 u	P_nIRQB	I	1.8V		uP_nIRQB	I	1.8V		uP_nIRQB	I	1.8V		This signals should only be driven low from the baseboard for compatiability for all three SOM-LV cards. See IRQ routing section for additional information.
118 C	F_nOE (uP_nOE)	0		Active low. Memory mode CompactFlash read enable signal. Indicates the current SOM-LV bus transaction is reading data from the CompactFlash card. (see note 2)	CF_nOE (uP_nOE)	0		Active low. Memory mode CompactFlash read enable signal. Indicates the current SOM-LV bus transaction is reading data from the CompactFlash card. (see note 2)	RFU	I/O	NA		See pcmcia/cf section for compatibility information.
119 u	P_nIRQA	I		Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nIRQA	1	1.8V	Active low. Software can use as a hardware interrupt. This signal is pulled high with a 10K resistor.	uP_nIRQA	I	1.8V		This signals should only be driven low from the baseboard for compatiability for all three SOM-LV cards. (See IRQ routing section for additional information.)
120 n	CHRDY	I	3.3V		nCHRDY	I			RFU	I/O	NA		See pcmcia/cf section for compatibility information.
121 B	UFF_nOE_DATA	0		Active low. When this signal is low, external devices can drive data onto the WEIM bus.	BUFF_nOE_DATA	0	1.8V	Active low. When this signal is low, external devices can drive data onto the WEIM bus.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31 and i.MX27. RFU on OMAP35x.
													See UART interface section for
	P_UARTC_CTS UFF_DIR_DATA			When low, external buffers should drive data from external devices towards the SOM-LV. (SOM-LV is reading) When high, external buffers should drive data from the SOM-LV towards external devices.	uP_UARTC_CTS BUFF_DIR_DATA	0		When low, external buffers should drive data from external devices towards the SOM-LV. (SOM-LV is reading) When high, external buffers should drive data from the SOM-LV towards external devices.	uP_UARTC_CTS BUFF_DIR_DATA	0	1.8V 1.8V	When low, external buffers should drive data from external devices towards the SOM-LV. (SOM-LV is reading) When high, external buffers should drive data from the SOM-LV towards external devices. (SOM-LV is writing).	compatiability information. Same on i.MX31, i.MX27, & OMAP35x.
124	P_UARTC_RTS		1.8V	Poody To Sond signal for CSDI2 LIADT	uP_UARTC_RTS	0	1.8V	Ready To Send signal for CSPI3 UART.	uP_UARTC_RTS	0	1.8V		See UART interface section for compatiability information.
	P_nOE			Active low. Used to indicate processor is reading from	uP_0ARTC_RTS uP_nOE	0		Active low. Used to indicate processor is reading from			1.8V	Active low. Used to indicate processor is reading from external devices.	Same on i.MX31, i.MX27, & OMAP35x.
126 11	P_UARTC_RX		1.8V	Serial Data Receive signal for CSPI3 UART.	uP_UARTC_RX		1.8V	Serial Data Receive signal for CSPI3 UART.	uP UARTC RX		1.8V		See UART interface section for compatiability information.
	P_RnW			Low indicates processor is writing. High indicates	uP_RnW	0	1.8V	Low indicates processor is writing. High indicates	uP_nWE	0	1.8V	Low indicates processor is writing. High indicates processor is reading.	Same on i.MX31, i.MX27, & OMAP35x.
128 u	P_UARTC_TX	0	1.8V	Serial Data Transmit signal for CSPI3 UART.	uP_UARTC_TX	0	1.8V	Serial Data Transmit signal for CSPI3 UART.	uP_UARTC_TX	0	1.8V		See UART interface section for compatiability information.
129 D					DGND	ı		, and the second	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
130 D	GND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
	P_BUS_CLK	0		Processor WEIM bus clock. Frequency varies based on software setup.	uP_BUS_CLK	0	1.8V	Processor WEIM bus clock. Frequency varies based on software setup.	uP_BUS_CLK	0	1.8V	Processor bus clock. Frequency varies based on software setup.	Same on i.MX31, i.MX27, & OMAP35x.

			i.N	IX31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
	uP_UARTB_RX (uP_UARTB_RX/IR DA_RX)		2.7V	Serial Data Receive signal for UART2.	uP_UARTB_RX	I	1.8V	Serial Data Receive signal for UART2.	uP_UARTB_RX	I	1.8V	Serial Data Receive signal for UART3.	See UART interface section for compatiability information.
	uP_DREQ0	I	1.8V	External DMA request 0	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_DREQ0	I	1.8V	DMA Request signal for DMA4. Connected to SYS_nDMAREQ3 of the OMAP35x0.	See static memory interface section for compatiability information.
	uP_UARTB_TX (uP_UARTB_TX/IR DA_TX)	0	2.7V	Serial Data Transmit signal for UART2.	uP_UARTB_TX	0	1.8V	Serial Data Transmit signal for UART2.	uP_UARTB_TX	0	1.8V		See UART interface section for compatiability information.
135	uP_DREQ1	ı	1.8V	External DMA request 1	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_DREQ1	I	1.8V	DMA Request signal for DMA4. Connected to SYS_nDMAREQ1 of the OMAP35x0.	See static memory interface section for compatiability information.
136	uP_UARTB_CTS	I	2.7V	<u> </u>	uP_UARTB_CTS	I	1.8V	Clear To Send signal for UART2.	uP_UARTB_CTS	ı	1.8V		See UART interface section for compatiability information.
137	nBLE0 (uP_nEB0)	0	1.8V	Processor WEIM bus Byte Lane Enable 0 bits [7:0]	uP_nBLE0 (uP_nEB0)	0	1.8V	Processor WEIM bus Byte Lane Enable 0 bits [7:0]	uP_nBE0	0	1.8V	Processor bus Byte Lane Enable 0 bits [7:0]	Same on i.MX31, i.MX27 and OMAP35x See UART interface section for
138	uP_UARTB_RTS	0	2.7V	,	uP_UARTB_RTS uP_nBLE1	0	1.8V	Ready To Send signal for UART2.	uP_UARTB_RTS	0	1.8V	Ready To Send signal for UART3.	compatiability information. Same on i.MX31, i.MX27, &
139	nBLE1 (uP_nEB1)	0	1.8V		(uP_nEB1)	0	1.8V	Processor WEIM bus Byte Lane Enable 1 bits [15:8]	uP_nBE1	0	1.8V	Processor bus Byte Lane Enable 1 bits [15:8] TPS65950 GPIO available to user. Connected to TPS65950 GPIO.0. This signal has a 4.7K pull-down	OMAP35x. See GPIO section for
140	uP_GPIO_4	I/O	2.7V	Processor GPIO available to user.	RFU	RFU	NA	Reserved for future use. Do not connect.	uP_GPO_4	I/O	1.8V	resistor.	compatibility information See static memory interface
141	uP_nCS_B_EXT	0	1.8V	External Chip select available for customer use.	uP_nCS_B_EXT	0	1.8V	External Chip select available for customer use.	uP_nCS_B_EXT	0	1.8V	External Chip select available for customer use. Processor GPIO available to user. Connected to	section for compatiability information. See GPIO section for
142	uP_GPIO_3	I/O	2.7V	Processor GPIO available to user.	uP_GPIO19	I/O	1.8V	Processor GPIO available to user.	uP_GPIO_3	I/O	1.8V	GPIO_111.	compatibility information See static memory interface
143	uP_nCS_A_EXT	0	1.8V	External Chip select available for customer use.	uP_nCS_A_EXT	0	1.8V	External Chip select available for customer use.	uP_nCS_A_EXT	0	1.8V	External Chip select available for customer use.	section for compatiability information.
144	VREF_I2C1 (NVCC4)	0	2.8V	Reference voltage output for I2C DATA and CLK signals	VREF_I2C1	0	1.8V		VREF_I2C2 (VIO_1V8)	0	1.8V	Reference voltage output for I2C DATA and CLK signals.	Variable voltage on the SOM- LVs. See I2C interface section for additional compatiability information.
145	SLOW_nCS	0	1.8V	External Chip select available for customer use.	SLOW_nCS	0	1.8V		SLOW_nCS (uP_nCS_B_EXT)	0	1.8V	External Chip select available for customer use.	See static memory interface section for compatiability information.
146	I2C1_DATA	I/O	2.8V	I2C channel 1 data signal. This signal has a pull-up to the reference voltage onboard.	I2C1_DATA	I/O		I2C channel 1 data signal. This signal has a pull-up to the reference voltage onboard.		I/O	1.8V		Variable voltage on the SOM- LVs. See I2C interface section for additional compatiability information.
147	FAST_nCS	0	1.8V	External Chip select available for customer use.	FAST_nCS	0	1.8V		FAST_nCS (uP_nCS_A_EXT)	0	1.8V	External Chip select available for customer use.	See static memory interface section for compatiability information.
	12C1_CLK	I/O	2.8V	I2C channel 1 clock signal. This signal has a pull-up to the reference voltage onboard.	12C1_CLK	I/O		I2C channel 1 clock signal. This signal has a pull-up		I/O	1.8V	I2C channel 2 clock signal. This signal has a 4.7K pull-up to the reference voltage onboard.	Variable voltage on the SOM- LVs. See I2C interface section for additional compatiability information.
149	DGND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
150	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x. See LCD interface section for
	LCD_SPL VREF_UARTA	0	1.8V	LCD Start Pulse Left signal.	LCD_SPL	0	1.8V	LCD Start Pulse Left signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	compatiability information.
	(2.7V_NVCC5/NVC C8)	0	2.7V	Voltage reference output for UART1 signals.	VREF_UARTA	0	1.8V		VREF_UARTA (VIO_1V8)	0	1.8V		See UART interface section for compatiability information.
153	LCD_DON	0	1.8V	LCD Data On signal.	LCD_DON	0	1.8V	LCD Data On signal.	LCD_DON	I/O	1.8V	LCD Data On signal.	See LCD interface section for compatiability information.

			i.M	IX31 J1 Connector			i.M	IX27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
154	uP_UARTA_DSR	0	2.7V	Data Set Ready signal for UART1.	uP_UARTA_DSR	I	1.8V	Data Set Ready signal for UART1.	uP_UARTA_DSR	I	1.8V	Data Set Ready signal for UART1.	See UART interface section for compatiability information.
155	LCD_CLS	0	1.8V	LCD CLS signal.	LCD_CLS	0	1.8V	LCD CLS signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	See LCD interface section for compatiability information.
156	uP_UARTA_DTR	0	2.7V	Data Terminal Ready signal for UART1.	uP_UARTA_DTR	0	1.8V	Data Terminal Ready signal for UART1.	uP_UARTA_DTR	0	1.8V	Data Terminal Ready signal for UART1.	See UART interface section for compatiability information.
157	SPS (LCD_VSYRFU/SP	0	1.8V	LCD SPS signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NΙΔ	Reserved for future use. Do not connect.	See LCD interface section for compatiability information.
	uP_UARTA_RX		2.7V	Data Receive signal for UART1.	uP_UARTA_RX	1	1.8V	Data Receive signal for UART1.	uP_UARTA_RX	ı	1.8V		See UART interface section for compatiability information.
100	HRLP (LCD_HSYRFU/HR			Julia Hosono digitari to Ortici i				Jana 1000110 digital 101 0 littl	uo			Julia Hosoiro digital foi o il tri	See LCD interface section for
159	LP)		1.8V	LCD HRLP signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	compatiability information. See UART interface section for
160	uP_UARTA_TX	0	2.7V	Data Transmit signal for UART1.	uP_UARTA_TX	0	1.8V	Data Transmit signal for UART1.	uP_UARTA_TX		1.8V	Data Transmit signal for UART1.	compatiability information. See LCD interface section for
	LCD_PANEL_PWR	0	1.8V	LCD Panel Power signal.	LCD_PANEL_PWR	0	1.8V	LCD Panel Power signal.	LCD_PANEL_PWR	0	1.8V		compatiability information. See UART interface section for
	uP_UARTA_CTS LCD_BACKLIGHT_		2.7V	Clear To Send signal for UART1.	uP_UARTA_CTS LCD_BACKLIGHT_	I	1.8V	Clear To Send signal for UART1.	uP_UARTA_CTS LCD_BACKLIGHT_	I	1.8V		compatiability information. See LCD interface section for
	PWR	0	1.8V	LCD Backlight Power signal. Active High.	PWR	0	1.8V	LCD Backlight Power signal. Active High.	PWR	0	1.8V		compatiability information. See UART interface section for
164	uP_UARTA_RTS	U	2.7V	Ready To Send signal for UART1.	uP_UARTA_RTS	O	1.8V	Ready To Send signal for UART1.	uP_UARTA_RTS	U	1.8V	Ready To Send signal for UART1.	compatiability information.
165	HSYNC (LCD_HSYNC/HRL P)		1.8V	LCD Horizontal Sync signal.	LCD_HSYNC	0	1.8V	LCD Horizontal Sync signal.	LCD_HSYNC	0	1.8V	LCD Horizontal Sync signal.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
	uP_GPIO_2	I/O	2.7V	Processor GPIO available to user.	uP_GPIO18	0	1.8V	Processor GPIO available to user.	uP_GPIO_2	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_31.	2.7v on i.MX31 and variable voltage on i.MX27
	VSYNC (LCD_VSYNC/SPS		1.8V	LCD Vertical Sync Signal.		0	1.8V	LCD Vertical Sync Signal.	LCD_VSYNC	0	1.8V	LCD Vertical Sync Signal.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information. See PWR/RST/CLK/PWM
168	PWM0	0	2.8V	PWM output 0.	PWM0	0	1.8V	PWM output 0.	PWM0	0	1.8V	PWM output 0.	control signal section
169	DGND		GND	Ground. Connect to digital ground.	DGND	1	GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
	DGND		GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
	LCD_DCLK	0	1.8V	LCD Data Clock output.	LCD_DCLK	0	1.8V	LCD Data Clock output.	LCD_DCLK		1.8V	LCD Data Clock output.	See LCD interface section for compatiability information.
172	3.3V_uP_BATT	I	3.3V	External input that supplies power to the onboard power management controller and RTC interface. This signal should be powered by a coin-cell type battery or an always on power source.	3.3V_uP_BATT	I	3.3V	External input that supplies power to the onboard power management controller and RTC interface. This signal should be powered by a coin-cell type battery or an always on power source.	BACKUP_BATT	-	1.8V-3.3V	External input that supplies power to the onboard power management controller and RTC interface. This signal should be powered by a coin-cell type battery or an always-on power source.	
173	LCD_REV	0	1.8V	LCD Reverse signal.	LCD_REV	0	1.8V	LCD Reverse signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	compatiability information.

			i.M	X31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
174	5V	I		5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used. Note: the default population of the module does not include devices to support 5V power input or MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on obtaining a custom assembly.	5V			5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used. Note: the default population of the module does not include devices to support 5V power input or MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on obtaining a custom assembly.	5V	_	4.8V-7V	5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used.	Same on i.MX31, i.MX27, & OMAP35x.
	MDISP (LCD_PSAVE/MDIS P)	0	1.8V		MDISP (LCD_PSAVE/MDIS P)	0	1.8V	LCD MDISP signal.	LCD_MDISP	0	1.8V	LCD MDISP signal.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
176		I		3	5V			5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used. Note: the default population of the module does not include devices to support 5V power input or MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on obtaining a custom assembly.	5V	_	4.8V-7V	5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used.	Same on i.MX31, i.MX27, & OMAP35x.
	PSAVE (LCD_PSAVE/MDIS P)	0	1.8V		PSAVE (LCD_PSAVE/MDIS P)	0	1.8V	LCD Power Save signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	See LCD interface section for compatiability information.
178	5V	I		5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used. Note: the default population of the module does not include devices to support 5V power input or MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on obtaining a custom assembly.	5V			5V power input. Used by power management controller to charge external MAIN_BATTERY supply or can power the SOM-LV if the MAIN_BATTERY input is not used. Note: the default population of the module does not include devices to support 5V power input or MAIN_BATTERY charging. If these options are desired, please contact sales@logicpd.com for information on obtaining a custom assembly.	5V	_	4.8V-7V		Same on i.MX31, i.MX27 and OMAP35x
179	RFU	RFU		Reserved for future use. Do not connect. External 3.3V power input. This signal supplies power	RFU	RFU		Reserved for future use. Do not connect. External 3.3V power input. This signal supplies power	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 and OMAP35x
180	3.3V_IN	1			3.3V_IN	I			3.3V	I	3.3V	External 3.3V power input. This signal supplies power to 3.3V components onboard.	OMAP35x
181	RFU	RFU			RFU	I/O	NA		RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 and OMAP35x
182	3.3V_IN	1		External 3.3V power input. This signal supplies power to 3.3V components onboard.	3.3V_IN	I	3.3V	External 3.3V power input. This signal supplies power to 3.3V components onboard.	3.3V	I	3.3V	External 3.3V power input. This signal supplies power to 3.3V components onboard.	Same on i.MX31, i.MX27 and OMAP35x
	VREF_LCD (1.8V_NVCC7)	0		,	VREF_LCD	0		Voltage reference output for the LCD interface.	LCD_VREF (VPLL2)	0	1.8V	Voltage reference output for the LCD interface.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
184	3.3V_IN			External 3.3V power input. This signal supplies power to 3.3V components onboard.	3.3V_IN	ı		External 3.3V power input. This signal supplies power to 3.3V components onboard.	3.3V	I	3.3V	External 3.3V power input. This signal supplies power to 3.3V components onboard.	Same on i.MX31, i.MX27 and OMAP35x
	R1 (LD13)			LCD R1 data bit when operating in 16 bpp 5:6:5 color		0	1.8V	LCD R1 data bit when operating in 16 bpp 5:6:5 color			1.8V	LCD R1 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
186	TOUCH_LEFT	I	max 2.7V	Touch panel LEFT input signal.	TOUCH_LEFT	I	max 2.7V	Touch panel LEFT input signal.	TOUCH_LEFT	I	max 3.0V	Touch panel LEFT input signal.	See touch interface section for compatiability information.

			i.M	X31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
187	7 R2 (LD14)	0		LCD R2 data bit when operating in 16 bpp 5:6:5 color mode.	R2 (LD14)	0	1.8V	LCD R2 data bit when operating in 16 bpp 5:6:5 color mode.	R2 (LCD_D12)	0	1.8V	LCD R2 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
188	TOUCH_RIGHT		max 2.7V	Touch panel RIGHT input signal.	TOUCH_RIGHT		max 2.7V	Touch panel RIGHT input signal.	TOUCH_RIGHT	l.	max 3.0V	Touch panel RIGHT input signal.	See touch interface section for compatiability information.
	DGND				DGND	ı			DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
190	DGND		GND	Ground. Connect to digital ground.	DGND	_	GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
	R3 (LD15)			LCD R3 data bit when operating in 16 bpp 5:6:5 color		0		LCD R3 data bit when operating in 16 bpp 5:6:5 color	R3 (LCD_D13)		1.8V	LCD R3 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information. See touch interface section for
192	TOUCH_BOTTOM	ı	max 2.7V	Touch panel BOTTOM input signal.	TOUCH_BOTTOM	I	max 2.7V	Touch panel BOTTOM input signal.	TOUCH_BOTTOM	ı	max 3.0V	Touch panel BOTTOM input signal.	compatiability information.
193	3 R4 (LD16)	0		LCD R4 data bit when operating in 16 bpp 5:6:5 color mode.	R4 (LD16)	0	1.8V	LCD R4 data bit when operating in 16 bpp 5:6:5 color mode.	R4 (LCD_D14)	0	1.8V	LCD R4 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
194	TOUCH_TOP	ı	max 2.7V	Touch panel TOP input signal.	TOUCH_TOP	I	max 2.7V	Touch panel TOP input signal.	TOUCH_TOP	ı	max 3.0V	Touch panel TOP input signal.	See touch interface section for compatiability information.
198	5 R5 (LD17)	0		LCD R5 data bit when operating in 16 bpp 5:6:5 color mode.	R5 (LD17)	0	1.8V	LCD R5 data bit when operating in 16 bpp 5:6:5 color mode.	R5 (LCD_D15)	0	1.8V	LCD R5 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
196	6 A/D4	ı	max 2.7V	Analog to digital converter input 4.	A/D4	_	max 2.7V	Analog to digital converter input 4.	A/D4	ı	max 2.7V	Analog to digital converter input. Connected to TPS65950 ADCIN5.	Same on i.MX31, i.MX27 & OMAP35x
197	7 G0 (LD6)	0		LCD G0 data bit when operating in 16 bpp 5:6:5 color mode.	G0 (LD6)	0	1.8V	LCD G0 data bit when operating in 16 bpp 5:6:5 color mode.	G0 (LCD_D5)	0	1.8V	LCD G0 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
198	3 A/D3		max 2.7V	Analog to digital converter input 3.	A/D3		max 2.7V	Analog to digital converter input 3.	A/D3	l	max 2.7V	Analog to digital converter input. Connected to TPS65950 ADCIN4.	Same on i.MX31, i.MX27 & OMAP35x
	G1 (LD7)			LCD G1 data bit when operating in 16 bpp 5:6:5 color		0	1.8V	LCD G1 data bit when operating in 16 bpp 5:6:5 color	G1 (LCD_D6)	0	1.8V	LCD G1 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
	A/D2				A/D2	ı	max 2.7V	Analog to digital converter input 2.	A/D2		max 2.7V	Analog to digital converter input. Connected to TPS65950 ADCIN3.	Same on i.MX31, i.MX27, & OMAP35x.
	I G2 (LD8)	0		LCD G2 data bit when operating in 16 bpp 5:6:5 color		0	1.8V	LCD G2 data bit when operating in 16 bpp 5:6:5 color	G2 (LCD_D7)	0	1.8V	LCD G2 data bit when operating in 16 bpp 5:6:5 color mode. Analog to digital converter input. Connected to Touch	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
202	2 A/D1	1	max 2.7V	Analog to digital converter input 1.	A/D1	I	max 2.7V	Analog to digital converter input 1.	A/D1	I	max 3.0V	chip's AUX input.	Same on i.MX31 and i.MX27

			i.M	X31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
203	G3 (LD9)	0	1.8V	LCD G3 data bit when operating in 16 bpp 5:6:5 color mode.	G3 (LD9)	0	1.8V	LCD G3 data bit when operating in 16 bpp 5:6:5 color mode.	G3 (LCD_D8)	0	1.8V	LCD G3 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
204	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	ı	max 4.5V	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	Same on i.MX31, i.MX27, & OMAP35x.
205	G4 (LD10)	0	1.8V	LCD G4 data bit when operating in 16 bpp 5:6:5 color mode.	G4 (LD10)	0		LCD G4 data bit when operating in 16 bpp 5:6:5 color mode.	G4 (LCD_D9)	0	1.8V	LCD G4 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
206	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I	max 4.5V	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	Same on i.MX31, i.MX27, & OMAP35x.
207	G5 (LD11)	0	1.8V	LCD G5 data bit when operating in 16 bpp 5:6:5 color mode.	G5 (LD11)	0	1.8V	LCD G5 data bit when operating in 16 bpp 5:6:5 color mode.	G5 (LCD_D10)	0	1.8V	LCD G5 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
208	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I	max 4.5V	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	Same on i.MX31, i.MX27, & OMAP35x.
209	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
210	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27, & OMAP35x.
	B1 (LD1)	0		LCD B1 data bit when operating in 16 bpp 5:6:5 color	B1 (LD1)	0		LCD B1 data bit when operating in 16 bpp 5:6:5 color	B1 (LCD_D0)		1.8V		Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
212	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I	max 4.5V	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	Same on i.MX31, i.MX27 and OMAP35x
213	B2 (LD2)	0	1.8V	LCD B2 data bit when operating in 16 bpp 5:6:5 color mode.	B2 (LD2)	0	1.8V	LCD B2 data bit when operating in 16 bpp 5:6:5 color mode.	B2 (LCD_D1)	0	1.8V	LCD B2 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
214	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	I		External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	MAIN_BATTERY	ı	max 4.5V	External power source input. This signal should be driven directly by a single cell lithium-ion battery or a fixed 3.3V regulated power source.	Same on i.MX31, i.MX27 and OMAP35x
215	B3 (LD3)	0	1.8V	LCD B3 data bit when operating in 16 bpp 5:6:5 color mode.	B3 (LD3)	0	1.8V	LCD B3 data bit when operating in 16 bpp 5:6:5 color mode.	B3 (LCD_D2)	0	1.8V	LCD B3 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.

			i.M	IX31 J1 Connector			i.M	X27 J1 Connector			OM	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	1/0	Voltage	Description	Migration Notes
216	uP_GPIO_1	I/O	1.8V	Processor GPIO available to user.	uP_GPIO17	I/O	1.8V	Processor GPIO available to user.	uP_GPIO_1	I/O	1.8V		Same on i.MX31, i.MX27 & OMAP35x. (See GPIO section.)
217	B4 (LD4)	0	1.8V	LCD B4 data bit when operating in 16 bpp 5:6:5 color mode.	B4 (LD4)	0	1.8V	LCD B4 data bit when operating in 16 bpp 5:6:5 color mode.	B4 (LCD_D3)	0	1.8V	LCD B4 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
218	uP_GPIO_0	I/O	1.8V	Processor GPIO available to user.	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_GPIO_0	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_133.	Same on i.MX31, i.MX27 & OMAP35x. (See GPIO section.)
219	B5 (LD5)	0	1.8V	LCD B5 data bit when operating in 16 bpp 5:6:5 color mode.	B5 (LD5)	0	1.8V	LCD B5 data bit when operating in 16 bpp 5:6:5 color mode.	B5 (LCD_D4)	0	1.8V	LCD B5 data bit when operating in 16 bpp 5:6:5 color mode.	Same on i.MX31, i.MX27 and OMAP35x when operating in 16 bpp 5:6:5 color mode. See LCD interface section for additional compatiability information.
220	uP_SPI_CS1	0	1.8V	SPI interface chip select 1 output.	uP_CSPI1_SS1	0	1.8V	SPI interface chip select 1 output.	uP_SPI_CS1	0	1.8V	McSPI3 interface chip select 1 output.	Same on all SOM-LV modules. See SPI interface section for more information.
221	ONE_WIRE (BATT_LINE)	I/O	2.7V		ONE_WIRE (uP_RTCK/1WIRE)	I/O		Bi-directional battery management ONEWIRE interface.	ONE_WIRE (BATT_LINE)	I/O	1.8V	Bi-directional battery management ONEWIRE interface. This signal has a 4.7K pull-up to VIO_1V8.	One wire on the i.MX31, i.MX27 and the OMAP35x. Note on i.MX27 this pin is muxed with the JTAG RTCK signal.
222	uP_SPI_CS0	0	1.8V	SPI interface chip select 0 output.	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_SPI_CS0	0	1.8V	McSPI3 interface chip select 0 output.	Same on all SOM-LV modules. See SPI interface section for more information.
223	uP_SW_nRESET	ı	2.7V	Active low. Input to CPU. Software can setup GPIO as an interrupt. Signal has a 10K pull-up to 2.7V.	uP_SW_nRESET	I			uP_SW_nRESET (SYS_nRESWARM)	I	1.8V	Active low. Input to CPU and power management controller. This signal has a 4.7K pull-up to VIO_1V8.	See pwr/clk/rst section for more information
224	uP_SPI_RX	I	1.8V	SPI interface receive input.	uP_CSPI1_MISO	I	1.8V	SPI interface receive input.	uP_SPI_SOMI	I	1.8V	McSPI3 interface receive input.	Same on all SOM-LV modules. See SPI interface section for more information.
225	RESET_nOUT (PMIC_nRESET)	0	1.8V	Active low. Reset output from the power management controller that drives all onboard reset inputs. This signal should be used to drive reset inputs on external chips that require similar timing to the onboard devices. The RESET_nOUT signal has an onboard 4.7K pull-up to 1.8V_NVCC1 rail.	RESET_nOUT (PMIC_nRESET)	0			RESET_nOUT (SYS_nRESWARM)	0	1.8V	Active low. Reset output from the CPU that drives all onboard reset inputs. This signal should be used to drive reset inputs on external chips that require similar timing to the onboard devices. The SYS_nRESWARM signal has a 4.7K pull-up to VIO_1V8.	information
226	uP_SPI_TX	0	1.8V	SPI interface transmit output.	uP_CSPI1_MOSI	0	1.8V	SPI interface transmit output.	uP_SPI_SIMO	0	1.8V	McSPI3 interface transmit output.	Same on all SOM-LV modules. See SPI interface section for more information.
227	MSTR_nRST	I	1.8V	Active low. External reset input to the SOM-LV. This signal should be used to reset all devices on the SOM-LV including the CPU. The MSTR_nRST signal has an onboard 4.7K pull-up to 1.8V_NVCC1 rail.	MSTR_nRST	I		Active low. External reset input to the SOM-LV. This signal should be used to reset all devices on the SOM LV including the CPU. The MSTR_nRST signal has an onboard 4.7K pull-up to 1.8V_NVCC1 rail.	MSTR_nRST	_	1.8V	Active low. External reset input to the SOM-LV. This signal should be used to reset all devices on the SOM-LV including the CPU.	information
228	uP_SPI_SCLK	I/O	1.8V	SPI Serial clock signal.	uP_CSPI1_SCLK	0	1.8V	SPI Serial clock signal.	uP_SPI_SCLK	0	1.8V	McSPI3 serial clock signal.	Same on all SOM-LV modules. See SPI interface section for more information.
229	DGND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x Same on i.MX31, i.MX27 &
230	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	OMAP35x
231	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	VMMC2	0	VMMC2	VMMC2 LDO output from TPS65950 available to user.	See SD/MMC insterface section for more information.

			i.N	MX31 J1 Connector			i.N	IX27 J1 Connector		ON	AP35x J1 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O Voltage	Description	Migration Notes
232	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	TOUCH_nIRQ	O 1.8V	populated, this signal is a proccesor GPIO available to	RFU on i.MX31 and the i.MX27. GPIO_153 on OMAP35x if touch is not populated.
233	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3424
234	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3425
235	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3426
236	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3427
237	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3428
238	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP3429
239	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP35x
240	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O NA		Same on i.MX31, i.MX27 & OMAP35x

			i.N	MX31 J2 Connector			i.M	X27 J2 Connector			OMA	AP35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
	1 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
:	2 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
;	3 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	4 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
,	5 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	6 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	7 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	WLAN_nIRQ	0		If Ethernet chip is populated, this signal is the active low Ethernet interrupt; do not connect. If Ethernet chip is not populated, this signal is a proccesor GPIO available to user; connected to GPIO_152.	wired Ethernet is not populated.
;	8 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	9 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	ICT_TEST_MODE	ı	1.8V	Used for test only. Do not connect.	Same on i.MX31 and i.MX27 (RFU), Reserved for future use on the OMAP35x.
10	0 RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_CLKOUT2_26M Hz	I/O		Processor GPIO available to user. Connected to GPIO_186.	Same on i.MX31 and i.MX27 (RFU), Extra GPIO on the OMAP35x.
1	1 DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND			Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
1:	2 DGND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	8 8	DGND		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
1:	3 PCC_POWER_nE	N O	1.8V	Active low. Turns on power to CompactFlash/PC Card interface.	PCC_POWER_nEN	0	1.8V	Active low. Turns on power to CompactFlash/PC Card interface.	PCC_POWER_nEN (SIM0_VEN)		1.8V	Active low. Turns on power to CompactFlash/PC Card interface.	See pcmcia/cf section for compatibility information.
1.	PCC_nOE 4 (uP_nLBA)	0	1.8V	Active low. CompactFlash/PC Card per transaction bus buffer Output Enable signal.	PCC_nOE (uP_nLBA)	0	1.8V	bus buffer Output Enable signal.	, ,	0		Active low. CompactFlash/PC Card per transaction bus buffer Output Enable signal.	See static memory and pcmcia/cf section for compatibility information.
1:	5 PCC_PCMCIA_nE	EN O	1.8V	Active low. Enables CompactFlash address and control signals.	PCC_PCMCIA_nEN	0	1.8V	Active low. Enables CompactFlash address andcontrol signals.	PCC_PCMCIA_nEN (SIM0_VEN)	0	1.8V	Active low. Enables CompactFlash control signals.	See pcmcia/cf section for compatibility information.
10	6 uP_PCC_RDYA	ı	2.8V	Active high. CompactFlash/PC Card Ready signal.	uP_PCC_RDYA/AT A_CS0	I	1.8V	Active high. CompactFlash/PC Card Ready signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	See pcmcia/cf section for compatibility information.
1	7 RFU	RFU	NA	Reserved for future use. Do not connect.		RFU	NA	Reserved for future use. Do not connect.	HSUSB1_D7	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_17.	Same on i.MX31 and i.MX27. GPIO on OMAP35x.
18	8 uP_PCC_nWAIT	I	2.8V	Active low. CompactFlash/PC Card Wait signal.	uP_PCC_nWAIT/AT A_CS1	I	1.8V	Active low. CompactFlash/PC Card Wait signal.	uP_PCC_nWAIT	I	1.8V	Active low. CompactFlash/PC Card Wait signal.	See pcmcia/cf section for compatibility information.
19	9 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	RFU	NA	1	HSUSB1_D6	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_20.	Same on i.MX31 and i.MX27. GPIO on OMAP35x.
2	0 uP_PCC_BVD2	ı	2.8V	CompactFlash/PC Card Battery Voltage Detect 2 input.	uP_PCC_BVD2_DM ACK	ı	1.8V	CompactFlash/PC Card Battery Voltage Detect 2 input.	RFU	I/O	NA	Reserved for future use. Do not connect.	See pcmcia/cf section for compatibility information.
2	ATA_D15 1 (I2C1_DATA)	I/O	2.8V	ATA interface Data bit 15. This interface is multiplexed with other onboard interfaces.	uP_ATA_D15	I/O	1.8V		HSUSB1_D5	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_19.	ATA_D15 on both the i.MX31 and i.MX27. It is also muxed with an I2C bus on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_19 on the OMAP35x.
2:	2 uP_PCC_BVD1	I	2.8V	CompactFlash/PC Card Battery Voltage Detect 1 input.	uP_PCC_BVD1/AT A_DMARQ	I	1.8V	CompactFlash/PC Card Battery Voltage Detect 1 input.	RFU	I/O	NA	Reserved for future use. Do not connect.	See pcmcia/cf section for compatibility information.

			i.M	X31 J2 Connector			i.M	X27 J2 Connector			OM	AP35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
23	ATA_D14 (I2C1_CLK) uP_PCC_CD2	I/O	2.8V 2.8V	ATA interface Data bit 14. This interface is multiplexed with other onboard interfaces. CompactFlash/ PC Card Detect 2 input.	uP_ATA_D14 uP_PCC_CD2	I/O		ATA interface Data bit 14. This interface is multiplexed with other onboard interfaces. CompactFlash/ PC Card Detect 2 input.	HSUSB1_D4 uP_PCC_CD2 (uP_PCC_CD1)	I/O	1.8V 1.8V	Processor GPIO available to user. Connected to GPIO_18. CompactFlash/ PC Card Detect 2 input.	ATA_D14 on both the i.MX31 and i.MX27. It is also muxed with an I2C bus on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_18 on the OMAP35x. See pcmcia/cf section for compatibility information.
24	ui _i 00_0D2		2.00	Compacti iasii/ i C Caru Detect 2 Iliput.	ui _i 00_0D2		1.00	Ostripacti Iasili i O Caru Detect 2 Iliput.	(ui _i 00_0D1)		1.00	Compacti tasiii i O Catu Detect 2 Iliput.	ATA_D13 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependent on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more
	ATA_D13			ATA interface Data bit 13. This interface is				ATA interface Data bit 13. This interface is				Processor GPIO available to user. Connected to	information. Connected to
25	(CSI_PCLK)	I/O	2.8V	multiplexed with other onboard interfaces.	uP_ATA_D13	I/O	1.8V	multiplexed with other onboard interfaces.	HSUSB1_D3	I/O	1.8V	GPIO_21.	GPIO_21 on the OMAP35x
26	uP_PCC_CD1	ı	2.8V	CompactFlash/ PC Card Detect 1 input.	uP_PCC_CD1	ı	1.8V	CompactFlash/ PC Card Detect 1 input.	uP_PCC_CD1	ı	1.8V	CompactFlash/ PC Card Detect 1 input.	See pcmcia/cf section for compatibility information.
	ATA_D12 (CSI_HSYRFU)	I/O	2.8V	ATA interface Data bit 12. This interface is multiplexed with other onboard interfaces.	uP_ATA_D12	I/O	1.8V	ATA interface Data bit 12. This interface is multiplexed with other onboard interfaces.	HSUSB1_D2	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_16.	ATA_D12 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_16 on the OMAP35x.
28	uP_PCC_VS1		2.8V	CompactFlash/ PC Card Voltage Sense 1 input.	uP_PCC_VS1/ATA_ DA1	ı	1.8V	CompactFlash/ PC Card Voltage Sense 1 input.	RFU	I/O	NA	Reserved for future use. Do not connect.	See pcmcia/cf section for compatibility information.
	ATA_D11	I/O	2.8V	ATA interface Data bit 11. This interface is multiplexed with other onboard interfaces.	uP_ATA_D11	I/O		ATA interface Data bit 11. This interface is	HSUSB1_D1		1.8V	Processor GPIO available to user. Connected to GPIO_15.	ATA_D11 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_15 on the OMAP35x.
30	uP_PCC_VS2	I	2.8V	CompactFlash/PC Card Voltage Sense 2 input.	uP_PCC_VS2/ATA_ DA0	I	1.8V	CompactFlash/PC Card Voltage Sense 2 input.	RFU	I/O	NA	Reserved for future use. Do not connect.	See pcmcia/cf section for compatibility information.
31	DGND	<u> </u>	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
32	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x

			i.N	IX31 J2 Connector			i.M	X27 J2 Connector			OM	AP35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
33	ATA_D10 B (CSI_MCLK)	I/O	2.8V	ATA interface Data bit 10. This interface is multiplexed with other onboard interfaces.	uP_ATA_D10	I/O	1.8V	ATA interface Data bit 10. This interface is multiplexed with other onboard interfaces.	HSUSB1_CLK	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_13.	ATA_D10 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_13 on the OMAP35x.
					PCC_RESET								
34	uP_PCC_RESET	0	2.8V		(uP_PCC_RESET/A TA_nRESET)	ı	1.8V	CompactFlash/PC Card Reset output.	uP_PCC_RESET	0	1.8V	CompactFlash/PC Card Reset output.	See pcmcia/cf section for compatibility information.
38	5 ATA_D9 (CSI_D15)	I/O	2.8V	ATA interface Data bit 9. This interface is multiplexed with other onboard interfaces.	uP_ATA_D9	I/O	1.8V	ATA interface Data bit 9. This interface is multiplexed with other onboard interfaces.	HSUSB1_NXT	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_23.	ATA_D9 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_23 on the OMAP35x.
	PCC_nDRV				PCC_nDRV (uP_PC_POE/ATA_				PCC_nDRV				See pcmcia/cf section for
36	_	0	2.8V		· – – –	0	1.8V		(uP_nCS3)	0	1.8V	CompactFlash/PC Card buffer Drive output.	compatibility information.
37	7 ATA_D8 (CSI_D14)	I/O	2.8V		uP_ATA_D8	I/O	1.8V		HSUSB1_STP	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_12.	ATA_D8 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_12 on the OMAP35x.
38	PCC_nIOWR 3 (uP_nOE)	0	1.8V		PCC_nIOWR (uP_nOE)	0	1.8V	Active low. CompactFlash/PC Card I/O Write output.	PCC_nIOWR (VIO_1V8)	0	1.8V	Active low. CompactFlash/PC Card I/O Write output.	See pcmcia/cf section for compatibility information.
	9 ATA_D7 (CSI_D13)	I/O	2.8V	ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.	uP_ATA_D7	I/O	1.8V	ATA interface Data bit 7. This interface is multiplexed with other onboard interfaces.	HSUSB1_DIR		1.8V	Processor GPIO available to user. Connected to GPIO_22.	ATA_D7 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_22 on the OMAP35x.
40	PCC_nWE (uP_RnW)	0	1.8V		PCC_nWE (uP_RnW)	0	1.8V		PCC_nWE (uP_nWE)	0	1.8V	Active low. CompactFlash/PC Card Write Enable output.	See pcmcia/cf section for compatibility information.
	I ATA_D6 (CSI_D12)	I/O		ATA interface Data bit 6. This interface is multiplexed	uP_ATA_D6		1.8V	ATA interface Data bit 6. This interface is multiplexed	HSUSB1_D0		1.8V	Processor GPIO available to user. Connected to GPIO_14.	ATA_D6 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_14 on the OMAP35x.

MACC 1 is a far mose of the Company MacC					i.M	X31 J2 Connector			i.M	X27 J2 Connector			(DMAP35x J2 Connector	
Column C	Pin	Signal I	Name	I/O	Voltage			I/O	Voltage	·	0	I/O	Voltage	Description	
ATA DO or beth the JACU		PCC_n	IORD				PCC_nIORD				PCC_nlORD				See pcmcia/cf section for
## ATA_PERS_DID_SD_C_C_SD_F_C_C_SD_F_C_C_SD_F_C_C_SD_SD_C_C_SD_SD_C_C_SD_SD_C_C_SD_SD_C_C_SD_SD_SD_C_C_SD_SD_SD_C_C_SD_SD_SD_SD_C_C_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_SD_	42	(uP_nE	B1)	0	1.8V	Active low. CompactFlash/PC Card I/O Read output.	(uP_nEB1)	0	1.8V	Active low. CompactFlash/PC Card I/O Read output.	(VIO_1V8)	0	1.8V	Active low. CompactFlash/PC Card I/O Read output.	compatibility information.
AT A THE Floor Disa Dr. A THE Floor Disa Dr. A THE INTERIOR IN THE Floor Disa Dr. A THE INTERIOR IS IN DISA OF THE INTERIOR IS INDICATED IN DR. A THE INTERIOR IN DR. A THE INTERIOR IS INDICATED IN DR. A THE INTERIOR IS INDIC				I/O	2.8V	with other onboard interfaces.		1/0	1.8V	with other onboard interfaces.		I/O	1.8V	connected to GPIO_25. If R71 not populated,	i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_25 if R71 is populated on OMAP35x.
ATA_D4 or both fieldMX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bits or content of SIR PT populated. Processor CFIO evaluate to set of the MXX1 and bi					4.0)/			_	4.0\/				4.0\/	O	
ATA interface Data bit 4, This interface is multiplexed with reference in multiplexed with other orbitated interfaces. ATA interface Data bit 4, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 4, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 4, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 3, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This interface is multiplexed with other orbitated interfaces. ATA interface Data bit 2, This inter	44	(uP_nE	:B0)	O	1.8V	CompactFlash/PC Card Reg access output.	(uP_nEB0)	O	1.8V	CompactFlash/PC Card Reg access output.	(VIO_1V8)	0	1.8V	CompactFlash/PC Card Reg access output.	compatibility information.
48 UP_PCC_INDIST6 2.8V CompactFlash/PC Card nIOIST6 input. TA_INTRQ 1 1.8V CompactFlash/PC Card nIOIST6 input. RFU 10 NA Reserved for future use. Do not connect. compatibility information. ATA_D3 on both the IMX31 and is above variable on the CSI interface in INX31. Voltage is dependent on VCAM on the MX31 and is above variable on the IMX31 and is above v	45	ATA_D	4 (CSI_D10)	I/O	2.8V	·	uP_ATA_D4	I/O	1.8V	· ·	HSUSB2_D1	I/O	1.8V	connected to GPIO_29. If R71 not populated,	i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_29 if R71 is populated
48 UP_PCC_INDIST6 2.8V CompactFlash/PC Card nIOIST6 input. TA_INTRQ 1 1.8V CompactFlash/PC Card nIOIST6 input. RFU 10 NA Reserved for future use. Do not connect. compatibility information. ATA_D3 on both the IMX31 and is above variable on the CSI interface in INX31. Voltage is dependent on VCAM on the MX31 and is above variable on the IMX31 and is above v											_			·	See pcmcia/cf section for
ATA_D3 (CSLD9) VO 2.8V with other circlocal distributions of PiO_28. If R71 not populated, or information o	46	uP PC	C nIOIS16	ı	2.8V			I	1.8V	CompactFlash/PC Card nIOIS16 input.	RFU	1/0	NA	Reserved for future use. Do not connect.	
48 (uP_MSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_MSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 1A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. (uP_mSDBA1) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. (uP_mSDBA1) I GND Ground. Connect to digital ground. Same on i.MX31, i.MX27 & Same o				I/O	2.8V	with other onboard interfaces.		I/O	1.8V	with other onboard interfaces.		I/O	1.8V	connected to GPIO_28. If R71 not populated,	i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO28 if R71 is populated on the OMAP35x.
ATA_DZ on both the i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependent on VCAM on the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependent on VCAM on the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependent on VCAM on the i.MX31 and i.MX31. Voltage is dependent on VCAM on the i.MX31 and i.MX31. Voltage is dependent on VCAM on the i.MX31. Voltage is depende															
i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX31 and is also variable on the i.MX37. See ATA section for more information. Connected to GPIO_182. If R71 not populated, processor GPIO available to user; connected to GPIO_182. If R71 not populated, processor GPIO available to user; connected to GPIO_182. If R71 not populated, processor GPIO available to user; connected to GPIO_182. If R71 not populated, processor GPIO available to user; connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. Connected to GPIO_182. If R71 not populated, grid in the i.MX27. See ATA section for one information. See portional section for one i	48	(uP_MS	SDBA1)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 1A.	(uP_MSDBA1)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 1A.	(uP_nCS3)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 1A.	compatibility information.
ATA interface Data bit 2. This interface is multiplexed with other onboard interfaces. PCC_nCE2A 50 (uP_MSDBA0) I GND Ground. Connect to digital ground. ATA interface Data bit 2. This interface is multiplexed with other onboard interfaces. PCC_nCE2A (uP_nCS3) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. Same on i.MX31, i.MX27 & OMAP35x Same on i.MX31, i.MX27 & Same on														If R71 populated, processor GPIO available to user;	
PCC_nCE2A 50 (uP_MSDBA0) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. See pcmcia/cf section for compactFlash/PC Card Chip Enable 2A. See pcmcia/cf section for compactFlash/PC Card Chip Enable 2A. Same on i.MX31, i.MX27 & OMAP35x Same on i.MX31, i.MX27 & Sa										ATA interface Data bit 2. This interface is multiplexed				connected to GPIO_182. If R71 not populated,	
50 (uP_MSDBA0) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. (uP_MSDBA0) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. (uP_mSDBA0) O 1.8V Active low. CompactFlash/PC Card Chip Enable 2A. compatibility information. Same on i.MX31, i.MX27 & OMAP35x	49	ATA_D	2 (CSI_D8)	I/O	2.8V	with other onboard interfaces.		I/O	1.8V		(HSUSB2_D3)	I/O	1.8V		
Same on i.MX31, i.MX27 & OMAP35x															
51 DGND I GND Ground. Connect to digital ground. DGND Same on i.MX31, i.MX27 &	50	(uP_MS	SDBA0)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 2A.	(uP_MSDBA0)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 2A.	(uP_nCS3)	0	1.8V	Active low. CompactFlash/PC Card Chip Enable 2A.	
	51	DGND		I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	OMAP35x
	52	DGND		ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	

			i.l	MX31 J2 Connector			i.M	X27 J2 Connector			OM	AP35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
	ATA_D1 (CSI_D7) VREF_PCMCIA	1/0	2.8V		uP_ATA_D1	1/0	1.8V 1.8V	ATA interface Data bit 1. This interface is multiplexed with other onboard interfaces.	(HSUSB2_D6) VREF_PCMCIA		1.8V	If R70 populated, processor GPIO available to user; connected to GPIO_181. If R70 not populated, reserved for future use; do not connect.	ATA_D1 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_181 if R70 if R70 is populated on the OMAP35x. See pcmcia/cf section for compatibility information.
54	(NVCC3)	O	2.8V	CompactFlash/PC Card Voltage reference output.	VREF_PCMCIA	O	1.8V	CompactFlash/PC Card Voltage reference output.	(VIO_1V8)	0	1.8V	CompactFlash/PC Card Voltage reference output.	compatibility information.
55	ATA_D0 (CSI_D6)	I/O	2.8V	ATA interface Data bit 0. This interface is multiplexed with other onboard interfaces.	uP_ATA_D0	I/O	1.8V	ATA interface Data bit 0. This interface is multiplexed with other onboard interfaces.	MCSPI2_SOMI (HSUSB2_D5)	I/O	1.8V	If R70 populated, processor GPIO available to user; connected to GPIO_180. If R70 not populated, reserved for future use; do not connect.	ATA_D0 on both the i.MX31 and i.MX27. It is also muxed with the CSI interface on i.MX31. Voltage is dependant on VCAM on the i.MX31 and is also variable on the i.MX27. See ATA section for more information. Connected to GPIO_180 if R70 is populated on the OMAP35x.
56	MFP (uP_A25)	0	1.8V	Processor WEIM bus Address bit 25 output.	uP_A25	0	1.8V	Processor WEIM bus Address bit 25 output.	A26 (uP_A10)	0	1.8V	Processor GPMC bus address bit 26. (see note 1)	See static memory for compatibility information.
	IORDY (PWMO)	0	2.8V		IORDY (uP_PC_RnW/ATA_ IORDY)	0	1.8V		MCSPI2_SIMO (HSUSB2_D4)		1.8V	If R70 populated, processor GPIO available to user; connected to GPIO_179. If R70 not populated, reserved for future use; do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. GPIO_179 if R70 is populated on the OMAP35x. Same on i.MX31, i.MX27 &
58	RFU	RFL	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
59	ATA_RESET	0	2.8V		ATA_RESET (uP_PCC_RESET/A TA_nRESET)	I	1.8V	ATA interface Reset output. This interface is multiplexed with other onboard interfaces.	MCSPI2_CLK (HSUSB2_D7)	I/O	1.8V	If R70 populated, processor GPIO available to user; connected to GPIO_178. If R70 not populated, reserved for future use; do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. GPIO_178 if R70 is populated on the OMAP35x.
60	RFU	RFL	I NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	1/0	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
61	ATA_DMACK	0	2.8V	ATA interface DMA Acknowledge output. This interface is multiplexed with other onboard interfaces.	ATA_DMACK (uP_PCC_BVD2_D MACK)	I	1.8V	ATA interface DMA Acknowledge output. Thisinterface is multiplexed with other onboard interfaces.	RFU	I/O	NA	Reserved for future use. Do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. RFU on the OMAP35x. Same on i.MX31, i.MX27 &
62	RFU	RFL	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
	ATA_DIOW (CSI_D3)	0	2.8V		ATA_DIOW (uP_PCC_CD2/ATA _DIOW)	I	1.8V	ATA interface Data I/O Write output. This interface is multiplexed with other onboard interfaces.	RFU	I/O	NA	Reserved for future use. Do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. RFU on the OMAP35x. Same on i.MX31, i.MX27 &
64	RFU	RFL	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
	ATA_DIOR (CSI_D2)	0	2.8V		ATA_DIOR (uP_PCC_CD1/ATA _DIOR)	I	1.8V	ATA interface Data I/O Read output. This interface is multiplexed with other onboard interfaces.	RFU	I/O	NA	Reserved for future use. Do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. RFU on the OMAP35x. Same on i.MX31, i.MX27 &
66	RFU	RFL	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x

			i.M	X31 J2 Connector			i.M	X27 J2 Connector			OMA	P35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
67	ATA_CS1 (CSI_D1)	0	2.8V	ATA interface Chip Select 1 output. This interface is multiplexed with other onboard interfaces.	ATA_CS1 (uP_PCC_nWAIT/A TA_CS1)	I	1.8V	ATA interface Chip Select 1 output. This interface is multiplexed with other onboard interfaces.	RFU	I/O	NA	Reserved for future use. Do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. RFU on the OMAP35x.
68	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
	ATA_CS0 (CSI_D0)	0	2.8V	ATA interface Chip Select 0 output. This interface is multiplexed with other onboard interfaces.	ATA_CS0 (uP_PCC_RDYA/AT A_CS0)	I	1.8V	ATA interface Chip Select 0 output. This interface is multiplexed with other onboard interfaces.	RFU	I/O		Reserved for future use. Do not connect.	Muxed with CSI and ATA on the i.MX31. Required for ATA support on the i.MX27. RFU on the OMAP35x.
70	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
71	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
72	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
73	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
74	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O		Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
75	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	RFU	NA	Reserved for future use. Do not connect.	VIBRA_M		MAIN_BAT TERY	Vibrator M signal for H-Bridge operation.	See pwr/clk/rst section for more information
76	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O		Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
77	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	RFU	NA	Reserved for future use. Do not connect.	VIBRA_P	0	MAIN_BAT TERY	Vibrator P signal for H-Bridge operation.	See pwr/clk/rst section for more information
78	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
79	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	RFU	NA	Reserved for future use. Do not connect.	START_ADC	ı	1.8V	This signal is the TPS65950 ADC conversion request	Same on i.MX31 and i.MX27, . see ADC section for OMAP35x
	VREF_MMC/SD1 (NVCC3)	0	2.8V	MMC/SD1 interface voltage reference output.	VREF_MMC/SD2 (NVDD15)	0	2.8V	MMC/SD2 interface voltage reference output.	VREF_MMC/SD1 (VMMC1)	0	1.8V (VMMC1)	MMC/SD1 interface voltage reference output.	See MMC/SD Card interface section for compatiability information.
81	CDCOUT	0	2.7V	MC13783 CDCOUT signal.	CDCOUT	0	2.7V	MC13783 CDCOUT signal.	RF_LED0	0	3.0V	Wireless LAN LED0 signal.	Same on i.MX31 and i.MX27, connected to the Atlas chip on both SOMs, Wireless LAN LED0 on the OMAP35x
82	SD1_DATA3	I/O	2.8V	MMC/SD1 Data 3 signal.	SD2_DATA3	I/O	2.8V	MMC/SD2 Data 3 signal.	SD1_DATA3			MMC/SD2 Data 3 signal. This signal has a 10K pullup to VMMC1.	See MMC/SD Card interface section for compatiability information.
83	uP_CSPI1_RDY	I	1.8V_NVC C10	CSPI1 Ready signal.	uP_CSPI1_RDY	I	1.8V	CSPI1 Ready signal.	RF_LED1	0	3.0V	Wireless LAN LED1 signal.	Same on i.MX31 and i.MX27 SOM-LV modules. See SPI interface section for more information. Wireless LAN LED1 on OMAP35x.
	SD1_DATA2	I/O			SD2_DATA2	I/O			SD1_DATA2		1.8V	MMC/SD2 Data 2 signal. This signal has a 10K pull-up to VMMC1.	See MMC/SD Card interface section for compatiability information.
85	uP_CSPI2_RDY	I	2.7V_NVC C5,8		RFU	I/O	NA	Reserved for future use. Do not connect.	uP_nWP	0	1.8V	Processor GPMC write protect signal.	SPI2_RDY not useful on i.MX31, RFU on i.MX27, uP_nWP on OMAP35x
86	SD1_DATA1	I/O	2.8V	MMC/SD1 Data 1 signal.	SD2_DATA1	I/O	2.8V	MMC/SD2 Data 1 signal.	SD1_DATA1	I/O		MMC/SD2 Data 1 signal. This signal has a 10K pull- up to VMMC1.	See MMC/SD Card interface section for compatiability information.

				i.M	X31 J2 Connector			i.M	X27 J2 Connector			OMA	P35x J2 Connector	
Pin	Signal Name	е	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
8	7 uP_CSPI2_	SS2	0	2.7V_NVC C5,8	CSPI2 Slave Select 2 signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_nADV_ALE	0		Processor GPMC address valid or address latch enable signal.	Alternate function I2C3_SDA, CSI_FLASH_STROBE alternate function on i.MX31, RFU on i.MX27, and uP_nADV_ALE on OMAP35x
8	3 SD1_DATA	0	I/O	2.8V	MMC/SD1 Data 0 signal.	SD2_DATA0	I/O	2.8V	MMC/SD2 Data 0 signal.	SD1_DATA0	I/O	1.8V	MMC/SD2 Data 0 signal. This signal has a 10K pull-up to VMMC1.	See MMC/SD Card interface section for compatiability information.
8	uP_CSPI2_	.SS1	0	2.7V_NVC C5,8	CSPI2 Slave Select 1 signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFID_EN	0	VMMC2	RFID device enable.	Alternate function CSPI3_SS1 and CSPI_SS3 on the i.MX31, RFU on i.MX27, and RFID_EN on OMAP35x
9	SD1_CMD		I/O	2.8V	MMC/SD1 Command signal.	SD2_CMD	I/O	2.8V	MMC/SD2 Command signal.	SD1_CMD	I/O		MMC/SD2 Command signal. This signal has a 10K pull-up to VMMC1.	See MMC/SD Card interface section for compatiability information.
9	DGND		I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
9	DGND		Ι	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
9	3 uP_SPI_SC	CLK	I/O	??	(ATA_DA2)	PC_PWRON/ATA_ DA2	I	1.8V	ATA_DA2	KEY_COL7	I/O	1.8V	Keypad Column 7 signal.	ATA_DA2 on both i.MX31 and i.MX27. Also a keypad column on i.MX31 and the OMAP35x. See ATA and the keypad section for more information.
9	SD1_CLK		I/O	2.8V	MMC/SD1 Clock signal.	SD2_CLK	I/O	2.8V	MMC/SD2 Clock signal.	SD1_CLK	0		MMC/SD2 Clock signal. This signal has a 10K pull-up to VMMC1.	See MMC/SD Card interface section for compatiability information.
9	5 KEY_COL6		I/O	2.7V_NVC C6,9	Keypad Column 6 signal. (ATA_DA1)	uP_PCC_VS1/ATA_	I	1.8V	ATA_DA1	KEY_COL6	I/O	1.8V	Keypad Column 6 signal.	ATA_DA1 on both i.MX31 and i.MX27. Also a keypad column on i.MX31 and the OMAP35x. See ATA and the keypad section for more information.
	VREF_I2C2 (2.7V_NVC0	2 C5/NVC		2.7V_NVC		VREF_I2C2	0			VREF_I2C3 (VIO_1V8)	_	1.8V	I2C channel 3 voltage reference output.	Variable voltage on the SOM- LVs. See I2C interface section for additional compatiability information.
9	7 KEY_COL5		I/O	2.7V_NVC C6,9	Keypad Column 5 signal. (ATA_DA0)	uP_PCC_VS2/ATA_ DA0	I	1.8V	ATA_DA0	KEY_COL5	I/O	1.8V	Keypad Column 5 signal.	ATA_DA0 on both i.MX31 and i.MX27. Also a keypad column on i.MX31 and on the OMAP35x. See ATA and keypad section for more information.
9	3 I2C2_CLK			2.7V_NVC C5,8	I2C channel 2 Clock signal.	12C2_CLK	I/O	1.8V	I2C channel 2 Clock signal.	uP_I2C3_SCL	I/O	1.8V	I2C channel 3 Clock signal.	Variable voltage on the SOM- LVs. See I2C interface section for additional compatiability information.
9	KEY_COL4		I/O	2.7V_NVC C6,9	Keypad Column 4 signal. (ATA_DMARQ)	uP_PCC_BVD1/AT A_DMARQ	I	1.8V	ATA_DMARQ	KEY_COL4			Keypad Column 4 signal.	ATA_DMARQ on both i.MX31 and i.MX27. Also a keypad column on i.MX31 and the OMAP35x. See ATA and keypad section for more information.
10	D I2C2_DATA		I/O	2.7V_NVC C5,8	I2C channel 2 Data signal.	I2C2_DATA	I/O	1.8V	I2C channel 2 Data signal.	uP_I2C3_SDA	I/O	1.8V	I2C channel 3 Data signal.	Variable voltage on the SOM-LVs. See I2C interface section for additional compatiability information.

			i.M	X31 J2 Connector			i.M	X27 J2 Connector				OMAP35x J2 Connector	
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltag	e Description	Migration Notes
101	KEY_COL3	I/O	2.7V_NVC C6,9		KEY_COL3	I/O	1.8V	Keypad Column 3 signal.	KEY_COL3	I/O	1.8V	Keypad Column 3 signal.	See keyapd section for more information.
			. = 1 / 1 11 / 2	Test 1 signal tied to CPU SJC_MOD signal to enable									
102	ıP_TEST1		_	/ disable JTAG access. This signal has a 4.7k ohm pull down.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NΙΛ	Reserved for future use. Do not connect.	JTAG enable on i.MX31, RFU on i.MX27 & OMAP35x
102	IF_ILSII	•	2.7V_NVC	•	NF U	1/0	INA	Reserved for future use. Do not conflect.	KI-O	1/0	IVA	Reserved for future use. Do not connect.	See keyapd section for more
103	KEY_COL2	I/O			KEY_COL2	I/O	1.8V	Keypad Column 2 signal.	KEY_COL2	I/O	1.8V	Keypad Column 2 signal.	information.
			2.7V_NVC	Test 2 signal tied to CPU CE_CONTROL signal. Refer to i.MX31 documentation for more information									CE_CONTROL signal on i.MX31, RFU on i.MX27 &
104	ıP_TEST2	l		·	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	OMAP35x
105	KEY_COL1	I/O	2.7V_NVC C6,9		KEY_COL1	I/O	1.8V	Keypad Column 1 signal.	KEY_COL1	I/O	1.8V	Keypad Column 1 signal.	See keyapd section for more information.
106	ıP_DE			CPU JTAG Debug Request signal. This signal has a 4.7k ohm pull up.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Jtag debug request signal on i.MX31, RFU on i.MX27 & OMAP35x
100		•	2.7V_NVC			., 0	101	Treading for fatale asc. 20 fet common.	11.0	"		recorred for fatale add. De flot definitest.	See keyapd section for more
107	KEY_COL0	I/O			KEY_COL0	I/O	1.8V	Keypad Column 0 signal.	KEY_COL0	I/O	1.8V	Keypad Column 0 signal.	information.
108	uP_TMS	I		CPU JTAG Test Mode Signal. This signal has a 4.7k ohm pull up.	uP_TMS	I		CPU JTAG Test Mode Signal. This signal has a 4.7k ohm pull up.	uP_TMS	I	1.8V	CPU JTAG Test Mode Signal.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
109	KEY_ROW7	I/O	2.7V_NVC C6.9		uP_PC_POE/ATA_ BUFFER_EN	Ο	1.8V	ATA_BUFFER_EN	KEY_ROW7	I/O	1.8V	Keypad Row 7 signal.	ATA_BUFFER_EN on both i.MX31 and i.MX27. Also a keypad column on i.MX31 and keypad row on the OMAP35x. See ATA and keypad section for more information.
100	KET_KOW7	1,0	00,0	rtoypaa rtow / digital.	BOTT ER_ER		1.0 V	MM_BOTTER_EN	ILET_ILOW/	","	1.00	roypud row r digital.	Same on i.MX31, i.MX27 &
110	uP_TCK	I	2.7V_NVC C6,9		uP_TCK	ı	1.8V	CPU JTAG Test Clock input signal.	uP_TCK	I	1.8V	CPU JTAG Test Clock input signal.	OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
	2015		0115		5015		0115		50115		0115		Same on i.MX31, i.MX27 &
111	DGND	I	GND	Ground. Connect to digital ground.	DGND	l	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	OMAP35x Same on i.MX31, i.MX27 &
112	OGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	OMAP35x
113	KEY_ROW6	I/O	2.7V_NVC C6,9		uP_PCC_nIOIS16/A TA_INTRQ	I	1.8V	ATA_INTRQ	KEY_ROW6	I/O	1.8V	Keypad Row 6 signal.	ATA_INTRQ on both i.MX31 and i.MX27. Keypad column on i.MX31. Keypad row on the OMAP35x. See ATA and keypad section for more information.
114	ıP_TDO	0	C6,9		uP_TDO	0		CPU JTAG Test Data Output from the CPU to the JTAG device.	uP_TDO	0	1.8V	CPU JTAG Test Data Output from the CPU to the JTAG device.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
115	ιP_GPIO_7	I/O	2.7V_NVC C6,9		RFU	I/O	NA	Reserved for future use. Do not connect.	KEY_ROW5	I/O	1.8V	Keypad Row 5 signal.	See keyapd section for more information.
	uP_nTRST	I	2.7V_NVC C6,9	CPU JTAG Test Reset input. This signal has a 4.7k ohm pull up.	uP_nTRST	I		CPU JTAG Test Reset input. This signal has a 4.7k ohm pull up.	uP_nTRST	I	1.8V	CPU JTAG Test Reset input.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
4.5	D ODIO S	1/0	2.7V_NVC		DELL	1/0	N10	December 1 to 1 t	KEN BOWY		4.677	Komad Bandainal	See keyapd section for more
117	ıP_GPIO_6	I/O	C6,9	Keypad Row 4 signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	KEY_ROW4	I/O	1.8V	Keypad Row 4 signal.	information.

			i.M	X31 J2 Connector			i.M	IX27 J2 Connector					
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
118	uP_TDI	I		CPU JTAG Test Data Input to the CPU from the JTAG device. This signal has a 4.7k ohm pull-up.	uP_TDI	I	1.8V	CPU JTAG Test Data Input to the CPU from theJTAG device. This signal has a 4.7k ohm pull-up.	uP_TDI	I	1.8V	CPU JTAG Test Data Input to the CPU from the JTAG device.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface. See keyapd section for more
119	KEY_ROW3	I/O		Keypad Row 3 signal.	KEY_ROW3	I/O	1.8V	Keypad Row 3 signal.	KEY_ROW3	I/O	1.8V	Keypad Row 3 signal.	information.
	uP_RTCK	0	2.7V_NVC		uP_RTCK/1WIRE	0			uP_RTCK		1.8V	CPU JTAG Return Test Clock signal.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
121	KEY_ROW2	I/O	2.7V_NVC C6,9	Keypad Row 2 signal.	KEY_ROW2	I/O	1.8V	Keypad Row 2 signal.	KEY_ROW2	I/O	1.8V	Keypad Row 2 signal.	See keyapd section for more information.
	VREF_JTAG (2.7V_NVCC6/NVC C9)	0	2.7V_NVC C6,9	CPU JTAG reference voltage output.	VREF_JTAG	0	1.8V	CPU JTAG reference voltage output.	VREF_JTAG (VIO_1V8)	0	1.8V	CPU JTAG reference voltage output.	Same on i.MX31, i.MX27 & OMAP35x. See the BDM/JTAG Interface section for recommended connector interface.
123	KEY_ROW1	I/O	2.7V_NVC C6,9	Keypad Row 1 signal.	KEY_ROW1	I/O	1.8V	Keypad Row 1 signal.	KEY_ROW1	I/O	1.8V	Keypad Row 1 signal.	See keyapd section for more information.
124	SIM0_VEN	0		SIM Card 0 Voltage Enable signal.	SD1_DATA3	I/O	2.8V	MMC/SD1 Data 3 signal.	SIM0_VEN	0	1.8V (VSIM)	Smart card voltage enable.	See the SIM and MMC sections for compatiablitiy information.
125	KEY_ROW0	I/O	2.7V_NVC C6,9	Keypad Row 0 signal.	KEY_ROW0	I/O	1.8V	Keypad Row 0 signal.	KEY_ROW0	I/O	1.8V	Keypad Row 0 signal.	Variable voltage on i.MX31 and on i.MX27
126	SIM0_nDETECT	0	2.7V_NVC C6,9	SIM Card 0 Voltage Dectect signal.	SD1_DATA2	I/O	2.8V	MMC/SD1 Data 2 signal.	SIM0_nDETECT	I	1.8V (VSIM)	Smart card detect.	See the SIM and MMC sections for compatiablity information.
127	CSI_HSYRFU	I/O	2.8V, NVCC4	Camera Sensor Interface Horizontal Sync signal.	CSI_HSYRFU	I/O	1.8V	Camera Sensor Interface Horizontal Sync signal.	CSI_HSYRFU	I/O	1.8V	Camera Sensor Interface Horizontal Sync signal.	See camera interface section for compatiability information.
128	SIM0_CLK	I/O	2.7V_NVC C6,9	SIM Card 0 Clock signal.	SD1_DATA1	I/O	2.8V	MMC/SD1 Data 1 signal.	SIM0_CLK	0	1.8V (VSIM)	Smart card clock output.	See the SIM and MMC sections for compatiability information.
129	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
130	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
131	CSI_VSYRFU	I/O	2.8V	Camera Sensor Interface Vertical Sync signal.	CSI_VSYRFU	I/O	1.8V	Camera Sensor Interface Vertical Sync signal.	CSI_VSYRFU	I/O	1.8V	Camera Sensor Interface Vertical Sync signal.	See camera interface section for compatiability information.
132	SIM0_IO/TX	I/O	2.7V_NVC C6,9	SIM Card 0 I/O Transmit signal.	SD1_DATA0	I/O	2.8V	MMC/SD1 Data 0 signal.	SIM0_IO/TX	I/O	1.8V (VSIM)	Smart card data inout signal.	See the SIM and MMC sections for compatiablitiy information.
133	CSI_D0	I/O	2.8V	Camera Sensor Interface Data bit 0.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D0	ı	1.8V	Camera Sensor Interface Data bit 0.	See camera interface section for compatiability information.
134	SIM0_RX	I/O	2.7V_NVC C6,9	SIM Card 0 Receive signal.	SD1_CMD	I/O	2.8V	MMC/SD1 Data CMD signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	See the SIM and MMC sections for compatiablitiy information.
135	CSI_D1	I/O	2.8V	Camera Sensor Interface Data bit 1.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D1	ı	1.8V	Camera Sensor Interface Data bit 1.	See camera interface section for compatiability information.
136	SIM0_nRESET	I/O	2.7V_NVC C6,9	SIM Card 0 Reset signal. Active low.	SD1_CLK	I/O	2.8V	MMC/SD1 Data CLK signal.	SIM0_nRESET	0	1.8V (VSIM)	Smart card reset.	See the SIM and MMC sections for compatiablity information.
137	CSI_D2	I/O	2.8V	Camera Sensor Interface Data bit 2.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D2	I	1.8V	Camera Sensor Interface Data bit 2.	See camera interface section for compatiability information.

			i.M	X31 J2 Connector			i.M	X27 J2 Connector					
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
138	SIM0_VCC	0	SIM0_VC C	SIM Card 0 Voltage Output signal.	VREF_MMC/SD1 (VMMC1)	I/O	?	?	VREF_SIM (VSIM)	0	1.8V (VSIM)	Smart card reference voltage.	See the SIM and MMC sections for compatiablity information.
139	CSI_D3	I/O	2.8V	Camera Sensor Interface Data bit 3.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D3	ı	1.8V	Camera Sensor Interface Data bit 3.	See camera interface section for compatiability information.
140	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
141	CSI_D4	I/O	2.8V	Camera Sensor Interface Data bit 4.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D4	ı	1.8V	Camera Sensor Interface Data bit 4.	See camera interface section for compatiability information. RFU on i.MX31 and i.MX27, ICT
142	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	ICT_JTAG_TDO	0	1.8V	Used for test only. Do not connect.	on the OMAP35x
143	CSI_D5	I/O	2.8V	Camera Sensor Interface Data bit 5.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D5	I	1.8V	Camera Sensor Interface Data bit 5.	See camera interface section for compatiability information. RFU on i.MX31 and i.MX27, ICT
144	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	ICT_JTAG_TMS	ı	1.8V	Used for test only. Do not connect.	on the OMAP35x
145	CSI_D6	I/O	2.8V	Camera Sensor Interface Data bit 6.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D6	ı	1.8V	Camera Sensor Interface Data bit 6.	See camera interface section for compatiability information.
146	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	ICT_JTAG_TDI	I	1.8V	Used for test only. Do not connect.	RFU on i.MX31 and i.MX27, ICT on the OMAP35x
147	CSI_D7	I/O	2.8V	Camera Sensor Interface Data bit 7.	RFU	I/O	NA	Reserved for future use. Do not connect.	CSI_D7	I	1.8V	Camera Sensor Interface Data bit 7.	See camera interface section for compatiability information.
148	RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	ICT_JTAG_CLK	I	1.8V	Used for test only. Do not connect.	RFU on i.MX31 and i.MX27, ICT on the OMAP35x
149	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
150	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
151	CSI_D8	I/O	2.8V	Camera Sensor Interface Data bit 8.	CSI_D0	I/O	1.8V	Camera Sensor Interface Data bit 0.	CSI_D8	I	1.8V	Camera Sensor Interface Data bit 8.	See camera interface section for compatiability information.
152	PCC_POWER_nEN	0		When asserted low this signal should turn power on to CompactFlash/ CF Card slot.	PCC_POWER_nEN	0		When asserted low this signal should turn power on to CompactFlash/ CF Card slot.	uP_GPIO_2	I/O		Processor GPIO available to user. Connected to JTAG_EMU1/GPIO_31.	PCC_POWER_EN on i.MX31 and i.MX27, uP_GPIO_2 on the OMAP35x
153	CSI_D9	I/O	2.8V	Camera Sensor Interface Data bit 9.	CSI_D1	I/O	1.8V	Camera Sensor Interface Data bit 1.	CSI_D9	I	1.8V	Camera Sensor Interface Data bit 9.	See camera interface section for compatiability information.
154	LCD_LCS0	0	1.8V_NVC C7		RFU	I/O	NA	Reserved for future use. Do not connect.	uP_GPIO_1	I/O		Processor GPIO available to user. Connected to JTAG_EMU0/GPIO_11.	LCD CS0 on i.MX31, RFU on i.MX27. i.MX27 does not support LCD CS signal, uP_GPIO_1/JTAG_EMU0 on OMAP35x
155	CSI_D10	I/O	2.8V	Camera Sensor Interface Data bit 10.	CSI_D2	I/O	1.8V	Camera Sensor Interface Data bit 2.	CSI_D10	1	1.8V	Camera Sensor Interface Data bit 10.	See camera interface section for compatiability information.
156	LCD_CONTRAST	0	1.8V_NVC C7	LCD Contrast signal.	MFP (LCD_CONTRAST)	0	1.8V	LCD Contrast signal.	BT_PCM_DX	I/O		TPS65950 GPIO available to user. Connected to TPS65950 GPIO.17.	LCD_CONTRAST on i.MX31 and i.MX27, GPIO signal on OMAP35x
157	CSI_D11	I/O	2.8V	Camera Sensor Interface Data bit 11.	CSI_D3	I/O	1.8V	Camera Sensor Interface Data bit 3.	CSI_D11	I	1.8V	Camera Sensor Interface Data bit 11.	See camera interface section for compatiability information.
158	LCD_WRITE	0	1.8V_NVC C7		RFU	I/O	NA	Reserved for future use. Do not connect.	BT_PCM_DR	I/O		TPS65950 GPIO available to user. Connected to TPS65950 GPIO.16.	LCD WR on i.MX31, RFU on i.MX27. i.MX27 does not support WR signal, GPIO signal on OMAP35x

			i.M	IX31 J2 Connector			i.M	X27 J2 Connector		OMAP35x J2 Connector			
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	/O	Voltage	Description	Migration Notes
15	9 CSI_D12	I/O	2.8V	Camera Sensor Interface Data bit 12.	CSI_D4	I/O	1.8V	Camera Sensor Interface Data bit 4.	RFU I	/O	NA	Reserved for future use. Do not connect.	See camera interface section for compatiability information.
16	0 LCD_READ	0	1.8V_NVC C7	LCD Read Enable signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	BT_PCM_VFS I	/O	1.8V	Processor GPIO available to user. Connected to GPIO_143.	LCD RD on i.MX31, RFU on i.MX27. i.MX27 does not support RD signal, PCM connection on OMAP35x
16	1 CSI_D13	I/O	2.8V	Camera Sensor Interface Data bit 13.	CSI_D5	I/O	1.8V	Camera Sensor Interface Data bit 5.	RFU I	/O	NA	Reserved for future use. Do not connect.	See camera interface section for compatiability information.
16	2 LCD_VSYRFU0	0	1.8V_NVC C7		RFU	I/O	NA	Reserved for future use. Do not connect.	PCM_DX	/O	1.8V	Processor GPIO available to user. Connected to GPIO_141.	LCD VSYRFU0 on i.MX31, RFU on i.MX27. i.MX27 does not support VSYRFU0 signal, PCM connection on OMAP35x
16	3 CSI_D14	I/O	2.8V	Camera Sensor Interface Data bit 14.	CSI_D6	I/O	1.8V	Camera Sensor Interface Data bit 6.	RFU I	/O	NA	Reserved for future use. Do not connect.	See camera interface section for compatiability information.
16	4 LCD_PAR_RS	0	1.8V_NVC C7	LCD Parallel RS signal.	RFU	I/O	NA	Reserved for future use. Do not connect.	PCM_DR I	/O	1.8V	Processor GPIO available to user. Connected to GPIO_140.	LCD Parallel RS on i.MX31, RFU on i.MX27. i.MX27 does not support Parallel RS signal, PCM connection on OMAP35x
16	5 CSI_D15	I/O	2.8V	Camera Sensor Interface Data bit 15.	CSI_D7	I/O	1.8V	Camera Sensor Interface Data bit 7.	RFU I	/O	NA	Reserved for future use. Do not connect.	See camera interface section for compatiability information.
16	6 LCD_SER_RS	0	1.8V_NVC C7		RFU	I/O	NA	Reserved for future use. Do not connect.	BT_PCM_CLK I	/O	1.8V	Processor GPIO available to user. Connected to GPIO_142.	LCD Serial RS on i.MX31, RFU on i.MX27. i.MX27 does not support Serial RS signal, PCM connection on OMAP35x
16	7 CSI_MCLK	I/O	2.8V	Camera Sensor Interface Master Clock signal.	CSI_MCLK	I/O	1.8V	Camera Sensor Interface Master Clock signal.	CSI_MCLK ()	1.8V	Camera Sensor Interface Master Clock signal.	See camera interface section for compatiability information.
16	EXT_BOOT_nSE 8 CT	ELE I		Boot select signal (0 = external boot device, 1 = onboard flash). This is accomplished by onboard logic: if signal EXT_BOOT_nSELECT is high, then FLASH_nCS = uP_nCS0; if signal EXT_BOOT_nSELECT is low, then BOOT_nCS = uP_nCS0. This defaults to the onboard flash if left unconnected (pulled to 1.8V through a 10K resistor).	EXT_BOOT_nSELE CT	I		Boot select signal (0 = external boot device, 1 = onboard flash). This is accomplished by onboard logic: if signal EXT_BOOT_nSELECT is high, then FLASH_nCS = uP_nCS0; if signal EXT_BOOT_nSELECT is low, then BOOT_nCS = uP_nCS0. This defaults to the onboard flash if left unconnected (pulled to 1.8Vthrough a 10K resistor).	EXT_BOOT_nSELE CT I		1.8V	Boot select signal (0 = external boot device, 1 = onboard NOR flash, if populated). This is accomplished by onboard logic: if signal EXT_BOOT_nSELECT is high, then NOR_nCS = uP_nCS2; if signal EXT_BOOT_nSELECT is low, then BOOT_nCS = uP_nCS2. This defaults to the onboard flash if left unconnected (pulled to 1.8V through a 10K resistor). Note: R57 must be populated to boot from NOR or an external device.	Same on i.MX31, i.MX27 & OMAP35x
16	9 DGND		GND	Ground. Connect to digital ground.	DGND		GND	Ground. Connect to digital ground.	DGND I		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
	0 DGND	I		Ground. Connect to digital ground.	DGND	I		Ground. Connect to digital ground.	DGND I		GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
17	1 CSI_PCLK	I/O	2.8V	Camera Sensor Interface Pixel Clock signal.	CSI_PCLK	I/O	1.8V	Camera Sensor Interface Pixel Clock signal.	CSI_PCLK I		1.8V	Camera Sensor Interface Pixel Clock signal.	See camera interface section for compatiability information.
17	2 BOOT_nCS	0	1.8V	Active Low. This signal is the chip select for boot ROM in area 0 when EXT_BOOT_nSELECT is low. When EXT_BOOT_nSELECT is high, this signal is inactive. See memory map for addressing details.	BOOT_nCS	0		Active Low. This signal is the chip select for boot ROM in area 0 when EXT_BOOT_nSELECT is low. When EXT_BOOT_nSELECT is high, this signal is inactive. See memory map for addressing details.	BOOT_nCS	D	1.8V	Active Low. This signal is connected to uP_nCS2 when EXT_BOOT_nSELECT is low. When EXT_BOOT_nSELECT is high, this signal is inactive. This signal has a 4.7K pull-up to VIO_1V8.	Same on i.MX31, i.MX27 & OMAP35x
17	VREF_CSI 3 (NVCC4)	0	2.8V	Camera Sensor Interface reference voltage output.	VREF_CSI (VCAM)	0	1.8V	Camera Sensor Interface reference voltage output.	VREF_CSI (VPLL2)		1.8V (VPLL2)	Camera Sensor Interface reference voltage output.	See camera interface section for compatiability information.

			i.M	X31 J2 Connector		i.M	X27 J2 Connector		OMAP35x J2 Connector				
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
17	4 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D23	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	Same on i.MX31 and i.MX27, LCD signal on the OMAP35x
17	5 LEDB3	0	max 5.5V	LED Drive Blue bit 3.	LEDB3	0	max 5.5V	LED Drive Blue bit 3.	VAUX3	0	VAUX3	Auxilary power supply available to user.	LED Drive on i.MX31 and i.MX27, VAUX3 on OMAP35x
17	6 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D22	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	Same on i.MX31 and i.MX27, LCD signal on the OMAP35x
17	7 LEDG3	0	max 5.5V	LED Drive Green bit 3.	LEDG3	0	max 5.5V	LED Drive Green bit 3.	TWL_CLK256FS	I/O	1.8V	Processor GPIO available to user. Connected to GPIO_160.	LED Drive on i.MX31 and i.MX27, TWL_CLK256FS/GPIO on OMAP35x
17	8 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D21	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
17	9 LEDR3	0	max 5.5V	LED Drive Red bit 3.	LEDR3	0	max 5.5V	LED Drive Red bit 3.	RFU	I/O	NA	Reserved for future use. Do not connect.	LED Drive on i.MX31 and i.MX27, RFU on OMAP35x
18	0 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D20	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
18	1 LEDB2	0	max 5.5V	LED Drive Blue bit 2.	LEDB2	0	max 5.5V	LED Drive Blue bit 2.	CSI1_DY1	I	VAUX4	Camera Serial Interface 2 data/clock input. Route as differential pair with CSI1_DX1.	LED Drive on i.MX31 and i.MX27, Camera Serial on OMAP34x, RFU on the OMAP35x
18	2 B0 (LD0)	0	1.8V_NVC C7	LCD B0 data bit.	LD0	0	1.8V	LCD B0 data bit.	LCD_D19	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
18	3 LEDG2	0	max 5.5V	LED Drive Green bit 2.	LEDG2	0	max 5.5V	LED Drive Green bit 2.	CSI1_DX1	ı	VAUX4	Camera Serial Interface 2 data/clock input. Route as differential pair with CSI1_DY1.	LED Drive on i.MX31 and i.MX27, Camera Serial on OMAP34x, RFU on the OMAP35x
18	4 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D18	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
18	5 LEDR2	0	max 5.5V	LED Drive Red bit 2.	LEDR2	0	max 5.5V	LED Drive Red bit 2.	CSI1_DY0	I	VAUX4	Camera Serial Interface 2 data/clock input. Route as differential pair with CSI1_DX0.	LED Drive on i.MX31 and i.MX27, Camera Serial on OMAP34x, RFU on the OMAP35x
18	6 RFU	RFU	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	LCD_D17	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
18	7 LEDB1	0	max 5.5V	LED Drive Blue bit 1.	LEDB1	0	max 5.5V	LED Drive Blue bit 1.	CSI1_DX0	I	VAUX4	Camera Serial Interface 2 data/clock input. Route as differential pair with CSI1_DY0.	LED Drive on i.MX31 and i.MX27, Camera Serial on OMAP34x, RFU on the OMAP35x
18	8 R0 (LD12)	0	1.8V_NVC C7	RLCD R0 data bit.	LD12	0	1.8V	RLCD R0 data bit.	LCD_D16	0	1.8V	LCD data bit when operating in 24 bpp color mode. Please reference the OMAP35xx TRM for LCD bus mapping.	See LCD interface section for compatiability information.
18	9 DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 and OMAP35x
19	0 DGND	ı	GND	Ground. Connect to digital ground.	DGND	1	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 and OMAP35x
19	1 LEDG1	0	max 5.5V	LED Drive Green bit 1.	LEDG1	0	max 5.5V	LED Drive Green bit 1.	MCSPI1_SOMI	I/O	1.8V	If Bluetooth populated, do not connect. If Bluetooth not populated, Processor GPIO available to user; connected to GPIO_173.	LED Drive on i.MX31 and i.MX27, GPIO on OMAP35x

	i.MX31 J2 Connector					X27 J2 Connector							
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
192	HSPGF	0	2.7V	See MC13783 data sheet for more information.	HSPGF	0	2.7V	See MC13783 data sheet for more information.	TV_OUT2	0	VDAC		Same on i.MX31 and i.MX27. Signal used with Headset Connection with Phantom Ground. TV_ouput signal for the OMAP35x. See TV Display Interface section for more information.
	LEDR1			LED Drive Red bit 1.	LEDR1					0		Active high. External LDO enable signal generated by the TPS65950.	LED Drive on i.MX31 and i.MX27, External LDO enable on OMAP35x
					Honor	C	2.7V			0	NDA C		Same on i.MX31 and i.MX27. Signal used with Headset Connection with Phantom Ground. TV_ouput signal for the OMAP35x. See TV Display Interface section for more information.
194	погоз	0	2.7V	See MC13783 data sheet for more information.	HSPGS	O	2.7 V	See MC13783 data sheet for more information.	TV_OUT1	0	VDAC	Analog TV_OUT1. Analog to digital converter input. Connected to	LED Drive on i.MX31 and
195	LEDKP	0	max 5.5V	LED Key Press signal.	LEDKP	0	max 5.5V	LED Key Press signal.	ADCIN6	I	max 2.7V	TPS65950 ADCIN6.	i.MX27, ADC on OMAP35x
196	LSPL	0	2.7V	See MC13783 data sheet for more information.	LSPL	0	2.7V	See MC13783 data sheet for more information.	ADCIN2	I	1.5V	Analog to digital converter input. Connected to TPS65950 ADCIN2.	Same on i.MX31 and i.MX27, ADC on OMAP35x
197	LEDAD2	0	max 5.5V	LED AD2 signal.	LEDAD2	0	max 5.5V	LED AD2 signal.	WLAN_MMC3_DAT A3	I/O	1.8V	If 802.11 populated, do not connect. If 802.11 not populated, Processor GPIO available to user; connected to GPIO_139.	LED Drive on i.MX31 and i.MX27, 802.11 or GPIO on OMAP35x Same on i.MX31 and i.MX27,
198	SPM	0	2.7V	See MC13783 data sheet for more information.	SPM	0	2.7V	See MC13783 data sheet for more information.	ADCIN1	I	1.5V	Analog to digital converter input. Connected to TPS65950 ADCIN1.	ADC on OMAP35x
	LEDAD1	0	max 5.5V	LED AD1 signal.	LEDAD1	0	max 5.5V	LED AD1 signal.	WLAN_MMC3_DAT	I/O	1.8V	If 802.11 populated, do not connect. If 802.11 not populated, Processor GPIO available to user; connected to GPIO_138.	LED Drive on i.MX31 and i.MX27. GPIO on OMAP35x.
200	SPP	0	2.7V	See MC13783 data sheet for more information.	SPP	0	2.7V	See MC13783 data sheet for more information.	ADCIN0	I	1.5V	TPS65950 ADCIN0.	Same on i.MX31 and i.MX27, ADC on OMAP35x
201	LEDMD4	0	max 5.5V	LED MD4 signal.	LEDMD4	0	max 5.5V	LED MD4 signal.	WLAN_MMC3_DAT A1	I/O	1.8V	If 802.11 populated, do not connect. If 802.11 not populated, Processor GPIO available to user; connected to GPIO_137.	LED Drive on i.MX31 and i.MX27. GPIO on OMAP35x.
202	LSPM	0	2.7V	See MC13783 data sheet for more information.	LSPM	0	2.7V	See MC13783 data sheet for more information.	IHF_RIGHT_M	0	MAIN_BAT TERY	Hands-free speaker output right (M).	Same on i.MX31 and i.MX27, Audio signal on the OMAP35x
203	LEDMD3	0	max 5.5V	LED MD3 signal.	LEDMD3	0	max 5.5V	LED MD3 signal.	WLAN_MMC3_DAT A0	I/O	1.8V	If 802.11 populated, do not connect. If 802.11 not populated, Processor GPIO available to user; connected to GPIO_136.	LED Drive on i.MX31 and i.MX27. GPIO on OMAP35x.
204	LSPP	0	2.7V	See MC13783 data sheet for more information.	LSPP	0	2.7V	See MC13783 data sheet for more information.	IHF_RIGHT_P	0	MAIN_BAT TERY	Hands-free speaker output right (P). If 802.11 populated, do not connect. If 802.11 not	Same on i.MX31 and i.MX27, Audio signal on the OMAP35x
205	LEDMD2	0	max 5.5V	LED MD2 signal.	LEDMD2	0	max 5.5V	LED MD2 signal.	WLAN_MMC3_CM D	I/O	1.8V	populated, Processor GPIO available to user; connected to GPIO_175.	LED Drive on i.MX31 and i.MX27. GPIO on OMAP35x.
206	A/D6	I	max 2.7V	Analog to Digital Converter 6 input.	A/D6	I	max 2.7V	Analog to Digital Converter 6 input.	IHF_LEFT_M	0	MAIN_BAT TERY	Hands-free speaker output left (M).	Same on i.MX31 and i.MX27, Audio signal on the OMAP35x
207	LEDMD1	0	max 5.5V	LED MD1 signal.	LEDMD1	0	max 5.5V	LED MD1 signal.	WLAN_MMC3_CLK	I/O	1.8V	If 802.11 populated, do not connect. If 802.11 not populated, Processor GPIO available to user; connected to GPIO_176.	LED Drive on i.MX31 and i.MX27, Wireless 802.11 or GPIO on OMAP35x
208	A/D5	I	max 2.7V	Analog to Digital Converter 5 input.	A/D5	I	max 2.7V	Analog to Digital Converter 5 input.	IHF_LEFT_P	0	MAIN_BAT TERY	Hands-free speaker output right (P).	Same on i.MX31 and i.MX27, Audio signal on the OMAP35x
209	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
	DGND	I	GND	Ground. Connect to digital ground.	DGND	I			DGND	I	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x

			i.M	IX31 J2 Connector			i.M	IX27 J2 Connector	OMAP35x J2 Connector				
Pin	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
211	HSLDET	ı	2.7V	Head Set Left detect signal.	HSLDET	I	2.7V	Head Set Left detect signal.	MCSPI1_CLK	I/O		If Bluetooth populated, do not connect. If Bluetooth not populated, Processor GPIO available to user; connected to GPIO_171.	Same on i.MX31 and i.MX27, BT or GPIO signal on the OMAP35x
212	MIC_IN	I	2.7V	Microphone input.	MIC_IN	ı	2.7V	Microphone input.	MIC_IN	I	max 2.7V	Microphone input.	Same on i.MX31, i.MX27 & OMAP35x
213	PC_PWRON	0	2.8V	PC Card power applied input.	PC_PWRON/ATA_ DA2	0	1.8V	PC Card power applied input.	MCSPI1_SIMO	I/O	1.8V	If Bluetooth populated, do not connect. If Bluetooth not populated, Processor GPIO available to user; connected to GPIO_172.	Same on i.MX31 and i.MX27, BT or GPIO signal on the OMAP35x
214	MIC_INR	_	2.7V	Right side microphone input.	MIC_INR	I	2.7V	Right side microphone input.	MIC_SUB_M		MICBIAS2	Main microphone right input (M).	Same on i.MX31, i.MX27. MIC_SUB_M on the OMAP35x
215	ATLAS_GPO3	0	2.7V	MC13783 general purpose output.	ATLAS_GPO3	0	2.7V	MC13783 general purpose output.	MCSPI1_CS0	I/O		If Bluetooth populated, do not connect. If Bluetooth not populated, Processor GPIO available to user; connected to GPIO_174.	Same on i.MX31 and i.MX27, BT or GPIO signal on the OMAP35x
216	MIC_INL	I	2.7V	Left side microphone input.	MIC_INL	I	2.7V	Left side microphone input.	MIC_SUB_P	ı	MICBIAS2	Main microphone right input (P).	Same on i.MX31, i.MX27. MIC_SUB_P on the OMAP35x
217	ATLAS_GPO2	0	2.7V	MC13783 general purpose output.	ATLAS_GPO2	0	2.7V	MC13783 general purpose output.	MICBIAS2	0	MICBIAS2	Analog microphone bias 2.	Same on i.MX31, i.MX27. MICBIAS2 on the OMAP35x
218	HP_OUTL	0	2.7V	Head Phone Out Left channel.	HP_OUTL	0	2.7V	Head Phone Out Left channel.	MIC_MAIN_M	I	MICBIAS1	Main microphone left input (M).	Same on i.MX31, i.MX27. MIC_MAIN_M on the OMAP35x Same on i.MX31, i.MX27.
219	ATLAS_GPO1	0	2.7V	MC13783 general purpose output.	ATLAS_GPO1	0	2.7V	MC13783 general purpose output.	MICBIAS1	0	MICBIAS1	Analog microphone bias 1.	MICBIAS1 on the OMAP35x
220	HP_OUTR	0	2.7V	Head Phone Out Right channel.	HP_OUTR	0	2.7V	Head Phone Out Right channel.	MIC_MAIN_P	I	MICBIAS1	Main microphone left input (P).	Same on i.MX31, i.MX27. MIC_MAIN_P on the OMAP35x
	I2S/AC97_CLK (uP_SCK4)	I/O	2.7V_NVC C5,8	I2S Serial Clock signal.	I2S/AC97_CLK (uP_SCK1)	0	1.8V	I2S Serial Clock signal.	MCBSP2_CLKX	I/O		If using audio, do not connect. If not using audio, Processor GPIO available to user; connected to GPIO_117.	See I2S/AC97/PCM interface section for compatiability information.
222	CODEC_INL	ı	2.7V	CODEC Left channel Line In.	CODEC_INL	I	2.7V	CODEC Left channel Line In.	CODEC_INL	ı	max 2.7V	Auxiliary left channel line in.	Same on i.MX31, i.MX27 & OMAP35x
	I2S/AC97_FRAME (uP_SFS4)	0	2.7V_NVC C5,8	I2S Framing signal.	I2S/AC97_FRAME (uP_SFS1)	0	1.8V	I2S Framing signal.	MCBSP2_FSX	I/O		If using audio, do not connect. If not using audio, Processor GPIO available to user; connected to GPIO_116.	See I2S/AC97/PCM interface section for compatiability information.
224	CODEC_INR	I	2.7V	CODEC Right channel Line In.	CODEC_INR	I	2.7V	CODEC Right channel Line In.	CODEC_INR	I	max 2.7V	Auxiliary right channel line in.	Same on i.MX31, i.MX27 & OMAP35x
	I2S/AC97_RX (uP_SRXD4)	I	2.7V_NVC C5,8	I2S data Receive signal.	I2S/AC97_RX (uP_SRXD1)	I	1.8V	I2S data Receive signal.	MCBSP2_DR	I/O		If using audio, do not connect. If not using audio, Processor GPIO available to user; connected to GPIO_118.	See I2S/AC97/PCM interface section for compatiability information.
226	CODEC_OUTL	0	2.7V	CODEC Left channel Line Out.	CODEC_OUTL	0	2.7V	CODEC Left channel Line Out.	CODEC_OUTL	0	max 2.7V	Left channel line out.	Same on i.MX31, i.MX27 & OMAP35x
	I2S/AC97_TX (uP_STXD4)	0	2.7V_NVC C5,8	I2S data Transmit signal.	I2S/AC97_TX (uP_STXD1)	0	1.8V	I2S data Transmit signal.	MCBSP2_DX	I/O		If using audio, do not connect. If not using audio, Processor GPIO available to user; connected to GPIO_119.	See I2S/AC97/PCM interface section for compatiability information.
228	CODEC_OUTR	0	2.7V	CODEC Right Channel Line Out.	CODEC_OUTR	0	2.7V	CODEC Right Channel Line Out.	CODEC_OUTR	0	max 2.7V	Right channel line out.	Same on i.MX31, i.MX27 & OMAP35x
229	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
230	DGND	I	GND	Ground. Connect to digital ground.	DGND	I	GND	Ground. Connect to digital ground.	DGND	ı	GND	Ground. Connect to digital ground.	Same on i.MX31, i.MX27 & OMAP35x
231		I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	T2_CLKREQ	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31 and i.MX27, Clock request signal on OMAP35x
232	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	BT_IRQ	I/O		If Bluetooth populated, do not connect. If Bluetooth not populated, Processor GPIO available to user; connected to GPIO_157.	Same on i.MX31 and i.MX27, BT or GPIO signal on the OMAP35x
233	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	uP_CLKOUT1_26M Hz		1.8V	Processor SYS_CLKOUT1.	Same on i.MX31 and i.MX27. Processor clock output signal on OMAP35x.

			i.M	X31 J2 Connector			i.M	IX27 J2 Connector			ON	AP35x J2 Connector	
Pin :	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Signal Name	I/O	Voltage	Description	Migration Notes
234	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	TWL_32K_CLK_OU	0	1.8V	TPS65950 32kHz clock output.	Same on i.MX31 and i.MX27. TPS65950 clock output signal on OMAP35x.
235	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
236	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
237	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
238	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
239	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x
240	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	RFU	I/O	NA	Reserved for future use. Do not connect.	Same on i.MX31, i.MX27 & OMAP35x